[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 07/11] xen/arm: gicv3: modify ICH_LR_PHYSICAL_MASK to allow eSPI processing
- To: Leonid Komarianskyi <Leonid_Komarianskyi@xxxxxxxx>
- From: Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Date: Tue, 26 Aug 2025 22:40:59 +0000
- Accept-language: en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=YRvfQ2XxoHuMc6Vi9GpuWqcpvYaSzVUYm+U34FwBgbs=; b=lmfosPIqphUG3vSUJKbd9FPsjsf5CZiCN2uz41i5KvukumyhGndoKQwjEsG9ZwO44B+tbrsv1EptVjt7Tsmsy6LfNLppJW8O7jO7t8W8TDFkwd4UZuBu1HvtIEm8YIRDdA2M4PJ9Q+elR0WdPfE4AOXXx6cD65WFguqzHLXZnkY1qheWeDaHbVdZ1AqdqWBC+BaJaVFxXtCtiPq9rHNVipBvKTybUNov0fA8wW0KSFnAchvqRnc9BJSAsEczDTvO4kFSbV6KLomE51VpNxKVLTvwPkqPKJzntHbphGweBRKtfSp4qJ9XKU+dHlcnYAvSkcD1x/QNFxYp0c7JPSvEuQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hFN2QbJ4X76NMzw458roWY7qy6qRXsDJ2uotctHGbXWlpj6806PeJPMBqwIjpEAA23Q1kWOGq2GSK5kxDrymJSdx7QbifREseeyCvmWLKYIeoxgzeMvFBfR+WNAqgbsSZebsRM8MebK2wVnCZQqXuvmmJEgS/bufzcZMhmp2CdZEhsBe/Hnc5D9BefBpfKnofcGD41/bANdIsCFUnZsePwC0vzPkb9DtQwuIl8ZcJhD856ifRdKlufOVhp+wTirHjLcr5BL21fSryIy+tZ9Yd7DNUJOlQWt9oDZxmlyPexdHXZo4bthEPS0rUFw8sVteAB3MsvSRuXespgWVLfj0VQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "olekstysh@xxxxxxxxx" <olekstysh@xxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>
- Delivery-date: Tue, 26 Aug 2025 22:41:15 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHcFpKAYFxN4fU1Wk6sdm7zcMlbgA==
- Thread-topic: [PATCH v3 07/11] xen/arm: gicv3: modify ICH_LR_PHYSICAL_MASK to allow eSPI processing
Leonid Komarianskyi <Leonid_Komarianskyi@xxxxxxxx> writes:
> To properly deactivate guest interrupts and allow them to be retriggered
> after the initial trigger, the LR needs to be updated. The current
> implementation ignores interrupts outside the range specified by the mask
> 0x3FF, which only covers IRQ numbers up to 1023. To enable processing of
> eSPI interrupts, this patch updates the mask to 0x13FF.
>
> Signed-off-by: Leonid Komarianskyi <leonid_komarianskyi@xxxxxxxx>
Reviewed-by: Volodymyr Babchuk <volodymyr_babchuk@xxxxxxxx>
>
> ---
> Changes in V2:
> - remove unnecessary CONFIG_GICV3_ESPI ifdef guard
>
> Changes in V3:
> - no changes
> ---
> xen/arch/arm/include/asm/gic_v3_defs.h | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/xen/arch/arm/include/asm/gic_v3_defs.h
> b/xen/arch/arm/include/asm/gic_v3_defs.h
> index d38a3d08c7..ca403131bd 100644
> --- a/xen/arch/arm/include/asm/gic_v3_defs.h
> +++ b/xen/arch/arm/include/asm/gic_v3_defs.h
> @@ -207,7 +207,7 @@
> #define ICH_LR_VIRTUAL_SHIFT 0
> #define ICH_LR_CPUID_MASK 0x7
> #define ICH_LR_CPUID_SHIFT 10
> -#define ICH_LR_PHYSICAL_MASK 0x3ff
> +#define ICH_LR_PHYSICAL_MASK 0x13ff
> #define ICH_LR_PHYSICAL_SHIFT 32
> #define ICH_LR_STATE_MASK 0x3
> #define ICH_LR_STATE_SHIFT 62
--
WBR, Volodymyr
|
