[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 07/11] xen/arm: gicv3: modify ICH_LR_PHYSICAL_MASK to allow eSPI processing
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Leonid Komarianskyi <Leonid_Komarianskyi@xxxxxxxx>
- Date: Tue, 26 Aug 2025 14:05:38 +0000
- Accept-language: en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=RX7nLebZ8PQGUT4u/FJa28mU8IREh10GNv8tOdVik58=; b=eT2WvuMJ8xxbdNHE9eYojf9gR52E07xxqxatc3FN6y+kCZJ7pHOsxQa7U86yTHWhwASefTHTMQBbMOADoJ9A+klCHkBl9zV6J4JAjpZn9BZ09AhYrXQKUPxy7o1XwBjFgGXr9l/nQRWG27qlghL0NvZiG0hwiFeAxRfWHK3ZMTnP2AiPAYbQ2iAuRXELxu9hxVbKuEMcASZZ3yX0lhmX/VPl/lnucxBiTpVbg2+HAlF3CYfh3a/6aEZP5oB9+leaISi1ZgyZu4vDwPh+tFqQN4ktUDi8DbNzWbKrDANoNV6zKyZqntFJmjj3TAUDRf6KkJQ+HCHI3WSHGVivRvs/VQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=PaHgdlPguRU9C87DUCb6s/8F8pdRmUNM/8Pubolo5sqW4MDPmVhKn8xZfe3bj3dBl8Ez0BNzbtyyrNlkA75g+mnH3KFi5d7jpPNBK0qBaJoJDGd+VIU5HlqdKMcf5UpiJZjFbIJ4GbEUQW/L+2nJKCmOYg8lDT77MrXiuDpgNhEGoHFa/D/5gWFIKo1IEIbcoNkM2oiwDZSo3h6cUBKkoSS3yQ/oFXPdaz+lg/l9VPPXzvRrh24nm1IqQg6X2J7gDRYKKThuUst9iZSkw1Vd4sRcykCMIaEGH/58eX5KIOMMRr8JyK+q8na7iiNx5WCqs7I22LXO4JN4QBovTpEPkQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
- Cc: "olekstysh@xxxxxxxxx" <olekstysh@xxxxxxxxx>, Leonid Komarianskyi <Leonid_Komarianskyi@xxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Tue, 26 Aug 2025 14:05:50 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHcFpKAYFxN4fU1Wk6sdm7zcMlbgA==
- Thread-topic: [PATCH v3 07/11] xen/arm: gicv3: modify ICH_LR_PHYSICAL_MASK to allow eSPI processing
To properly deactivate guest interrupts and allow them to be retriggered
after the initial trigger, the LR needs to be updated. The current
implementation ignores interrupts outside the range specified by the mask
0x3FF, which only covers IRQ numbers up to 1023. To enable processing of
eSPI interrupts, this patch updates the mask to 0x13FF.
Signed-off-by: Leonid Komarianskyi <leonid_komarianskyi@xxxxxxxx>
---
Changes in V2:
- remove unnecessary CONFIG_GICV3_ESPI ifdef guard
Changes in V3:
- no changes
---
xen/arch/arm/include/asm/gic_v3_defs.h | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/xen/arch/arm/include/asm/gic_v3_defs.h
b/xen/arch/arm/include/asm/gic_v3_defs.h
index d38a3d08c7..ca403131bd 100644
--- a/xen/arch/arm/include/asm/gic_v3_defs.h
+++ b/xen/arch/arm/include/asm/gic_v3_defs.h
@@ -207,7 +207,7 @@
#define ICH_LR_VIRTUAL_SHIFT 0
#define ICH_LR_CPUID_MASK 0x7
#define ICH_LR_CPUID_SHIFT 10
-#define ICH_LR_PHYSICAL_MASK 0x3ff
+#define ICH_LR_PHYSICAL_MASK 0x13ff
#define ICH_LR_PHYSICAL_SHIFT 32
#define ICH_LR_STATE_MASK 0x3
#define ICH_LR_STATE_SHIFT 62
--
2.34.1
|
