[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 04/11] xen/arm/irq: add handling for IRQs in the eSPI range


  • To: Oleksandr Tyshchenko <olekstysh@xxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Leonid Komarianskyi <Leonid_Komarianskyi@xxxxxxxx>
  • Date: Wed, 27 Aug 2025 13:22:13 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6UMzgQsEmCHV6Uq+B6EH0fbibamMVFBenlnQ6uAobVM=; b=DQUyFu/Qm+/gDVJ02BCK7muptJkG+blKjQ2igR4p7cr7JeXMH8Co1OKcYMJ2ALwzp4fJ0ZWlK7V3amCiYj65cqgMkVjuvN0bB8+UVa3fjPYuO+JIRLVvCgfIxnN4sXXOGq/vMNOGRfZc4hHfq+ADoPMIZFuXYCI1wSg5gonbzavTPE5iOuMovPwkrinfcwYmi8Y/yneo8YkdHjvfWpO9GsYEODC5TwAikMBjIwcaRlkAuO9ukewt6wIjrdBua1C/yjHAH1tOh/z5E20DhacpDKJZ06+3tTi31DloyBuZUhnTdbq7A8uzBNNj5ibI4rHFKx1CiXzdO8klNY9Qmrs6gQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Vba37Uk/1hQMb5voSJTIGInXQfF/uirv2QNX6SgRTOzhObd+5blLfL74xEAYnZEdmOKu+00v2DN986TfU+wWaXU8c9Nu598uc5R9e+XiH5NTxDBoBfwI4B/ZtiMhwAnp7V6Eoc9pWiOlSPYxWk39kBJAJUfysm4wAG0v0w5lRzr78wobOcV/Smus7ISwnX3FIw3VK+rUTamtYhN3j7QV9xhc5t8CTgGqbJdiZxCo2EQcJTfFj0IkNGcDshTZ1vT0lyA9aeaGlk6D2vrbypGS2OohLUXdSS/iMCIQ3JSfypchfA14UgwSQcT2NERFwtAxSm4qyNOLBAB2ayAQh7/fvw==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
  • Cc: Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
  • Delivery-date: Wed, 27 Aug 2025 13:22:20 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHcFpJ/t39ssss6a0y8SPAQeD5PELR2DE4AgABxwIA=
  • Thread-topic: [PATCH v3 04/11] xen/arm/irq: add handling for IRQs in the eSPI range

Hello Oleksandr,

Thank you for your review.

On 27.08.25 09:35, Oleksandr Tyshchenko wrote:
> 
> 
> On 26.08.25 17:05, Leonid Komarianskyi wrote:
> 
> Hello Leonid
> 
> 
>> Currently, Xen does not support eSPI interrupts, leading
>> to a data abort when such interrupts are defined in the DTS.
>>
>> This patch introduces a separate array to initialize up to
>> 1024 interrupt descriptors in the eSPI range and adds the
>> necessary defines and helper function. These changes lay the
>> groundwork for future implementation of full eSPI interrupt
>> support. As this GICv3.1 feature is not required by all vendors,
>> all changes are guarded by ifdefs, depending on the corresponding
>> Kconfig option.
>>
>> Signed-off-by: Leonid Komarianskyi <leonid_komarianskyi@xxxxxxxx>
>>
>> ---
>> Changes in V2:
>> - use (ESPI_MAX_INTID + 1) instead of (ESPI_BASE_INTID + NR_IRQS)
>> - remove unnecessary comment for nr_irqs initialization
>>
>> Changes in V3:
>> - introduced a new define NR_ESPI_IRQS to avoid confusion, like in the
>>    case of using NR_IRQS for espi_desc array
>> - implemented helper functions espi_to_desc and init_espi_data to make
>>    it possible to add stubs with the same name, and as a result, reduce
>>    the number of #ifdefs
>> - change CONFIG_GICV3_ESPI default value to n
>> ---
>>   xen/arch/arm/Kconfig           |  9 ++++++
>>   xen/arch/arm/include/asm/irq.h | 26 +++++++++++++++++
>>   xen/arch/arm/irq.c             | 52 +++++++++++++++++++++++++++++++++-
>>   3 files changed, 86 insertions(+), 1 deletion(-)
>>
>> diff --git a/xen/arch/arm/Kconfig b/xen/arch/arm/Kconfig
>> index 17df147b25..5813e5b267 100644
>> --- a/xen/arch/arm/Kconfig
>> +++ b/xen/arch/arm/Kconfig
>> @@ -135,6 +135,15 @@ config GICV3
>>         Driver for the ARM Generic Interrupt Controller v3.
>>         If unsure, use the default setting.
>> +config GICV3_ESPI
>> +    bool "Extended SPI range support"
>> +    depends on GICV3 && !NEW_VGIC
>> +    default n
> 
> Please omit redundant line
> 

Okay, I will remove it in V4 as it will be disabled by default, without 
explicit specification.

>> +    help
>> +      Allow Xen and domains to use interrupt numbers from the 
>> extended SPI
>> +      range, from 4096 to 5119. This feature is introduced in GICv3.1
>> +      architecture.
>> +
> 
> [snip]
> 
> 

Best regards,
Leonid

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.