[Top] [All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH 0/4] Virtualize architectural LBRs

To: "Jan Beulich" <jbeulich@xxxxxxxx>
From: "Tu Dinh" <ngoc-tu.dinh@xxxxxxxxxx>
Date: Mon, 18 Nov 2024 09:13:54 +0000
Cc: xen-devel@xxxxxxxxxxxxxxxxxxxx
Delivery-date: Mon, 18 Nov 2024 09:14:09 +0000
Feedback-id: 30504962:30504962.20241118:md
List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 18/11/2024 09:52, Jan Beulich wrote:
> Looking over just the files touched: No change to XSAVE logic at all?

XSAVE is hidden behind a new IA32_XSS bit. I'll try to implement that next.


Ngoc Tu Dinh | Vates XCP-ng Developer

XCP-ng & Xen Orchestra - Vates solutions

web: https://vates.tech

Follow-Ups:
- Re: [PATCH 0/4] Virtualize architectural LBRs
  - From: Andrew Cooper

References:
- [PATCH 0/4] Virtualize architectural LBRs
  - From: ngoc-tu . dinh
- Re: [PATCH 0/4] Virtualize architectural LBRs
  - From: Jan Beulich

Prev by Date: Re: [PATCH] misra: increase identifiers length to 64
Next by Date: Re: [PATCH 2/5] arm/setup: Move MMU specific extern declarations to mmu/mm.h
Previous by thread: Re: [PATCH 0/4] Virtualize architectural LBRs
Next by thread: Re: [PATCH 0/4] Virtualize architectural LBRs
Index(es):
- Date
- Thread

Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.