[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v3 5/7] vpci: add SR-IOV support for PVH Dom0


  • To: Jan Beulich <jbeulich@xxxxxxxx>
  • From: Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
  • Date: Thu, 7 May 2026 20:40:29 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cViCImyXyLim00MJOYYhPmGCgCFM35PRp520/M5ZsYg=; b=M+AWX77HyKHwxZOWcpO6TbHtPUMN8zSivUDGfuyg8N/kpU9u7KrWSwLCm2U3aQm+rRKf6QSbJ3WZKBrI+86FRk1fXWZLIKRNGVEjdOlF1CAGiljOrSeztsFMtBbcbXdzGi1GImexeiSXQa9YFufFdNTKnclW3R03j3N/UJ0Tm5iMgXJgN7Cc2YEeAeIWYdi70hBpvhd46MHtz7a1MauT5IGv31HjaG1mXzEtETvnkUl5nY3gcmz8RMkRQK7S9AY2f0/pz5jKpUM8e/sFP5EUiyh9wSvfRiHy907QBtW1ngA9NNluccMBLCP+ySSrIo35LufAtzWBBcAQG5sN+puinw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=L0hyduc2oRicQiatt5OVz+e9U7RJflbFrvhK4JjwkjX6wqhgv2t9AY0l81T9euTqi077mkFGHfWrQBJceknwluItGS3RM4PY55Rv86JNQxV5oiaBAI+iFYE0WpeE6S7P/jJJ8oAjn/s/aj/5MTFVPFYslzDizvGEm2TX0E4nsZt4fSN7NSEX0Ubyvr5CYvf2K2HARg5xwELi2hmeToZvvuLtbmHSABBzeia+r1UouF5E+eeUdFwXyYqbjNwfZ9MUWCB1oHq3Z0JbIkPc+2mVOp+u3K/RhsHNKQDo2iB/Qqlb3mzpvcQ7OANdmRU8dgnHiLgIyys53ygU0xnfxrm9qA==
  • Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=epam.com header.i="@epam.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:x-ms-exchange-senderadcheck"
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
  • Cc: Mykyta Poturai <Mykyta_Poturai@xxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, "Daniel P. Smith" <dpsmith@xxxxxxxxxxxxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Stewart Hildebrand <stewart.hildebrand@xxxxxxx>
  • Delivery-date: Thu, 07 May 2026 20:40:41 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHcyClfuk/Yqk/9/E2oGahG1JP+sg==
  • Thread-topic: [PATCH v3 5/7] vpci: add SR-IOV support for PVH Dom0

Hi Jan,

Jan Beulich <jbeulich@xxxxxxxx> writes:

> On 06.05.2026 11:39, Mykyta Poturai wrote:
>> On 5/4/26 08:37, Jan Beulich wrote:
>>> On 23.04.2026 12:12, Mykyta Poturai wrote:
>>>> On 4/21/26 17:43, Jan Beulich wrote:
>>>>> On 09.04.2026 16:01, Mykyta Poturai wrote:
>>>>>> From: Stewart Hildebrand <stewart.hildebrand@xxxxxxx>
>>>>>>
>>>>>> This code is expected to only be used by privileged domains,
>>>>>> unprivileged domains should not get access to the SR-IOV capability.
>>>>>>
>>>>>> Implement RW handlers for PCI_SRIOV_CTRL register to dynamically
>>>>>> map/unmap VF BARS. Recalculate BAR sizes before mapping VFs to account
>>>>>> for possible changes in the system page size register. Also force VFs to
>>>>>> always use emulated reads for command register, this is needed to
>>>>>> prevent some drivers accidentally unmapping BARs.
>>>>>
>>>>> This apparently refers to the change to vpci_init_header(). Writes are
>>>>> already intercepted. How would a read lead to accidental BAR unmap? Even
>>>>> for writes I don't see how a VF driver could accidentally unmap BARs, as
>>>>> the memory decode bit there is hardwired to 0.
>>>>>
>>>>>> Discovery of VFs is
>>>>>> done by Dom0, which must register them with Xen.
>>>>>
>>>>> If we intercept control register writes, why would we still require
>>>>> Dom0 to report the VFs that appear?
>>>>>
>>>>
>>>> Sorry, I don't understand this question. You specifically requested this
>>>> to be done this way in V2. Quoting your reply from V2 below.
>>>>
>>>>   > Aren't you effectively busy-waiting for these 100ms, by simply
>>>> returning "true"
>>>>   > from vpci_process_pending() until the time has passed? This imo is a
>>>> no-go. You
>>>>   > want to set a timer and put the vCPU to sleep, to wake it up again
>>>> when the
>>>>   > timer has expired. That'll then eliminate the need for the
>>>> not-so-nice patch 4.
>>>>
>>>>   > Question is whether we need to actually go this far (right away). I
>>>> expect you
>>>>   > don't mean to hand PFs to DomU-s. As long as we keep them in the 
>>>> hardware
>>>>   > domain, can't we trust it to set things up correctly, just like we
>>>> trust it in
>>>>   > a number of other aspects?
>>>
>>> How's any of this related to the question I raised here, or your reply
>>> thereto? If we intercept PCI_SRIOV_CTRL, we know when VFs are created.
>>> Why still demand Dom0 to report them then?
>>>
>> 
>> The spec states that VFs can take up to 100ms after the VF_ENABLE bit is 
>> set to become alive. We discussed in the V2 that it is not acceptable to 
>> do a required 100ms wait in Xen while blocking a domain. And not doing 
>> that blocking would require some mechanism to only allow a domain to run 
>> for precisely 99(or more?)ms. You yourself suggested that we can trust 
>> the hardware domain with registering VFs if we already trust it with 
>> other PCI-related stuff. Did you change your mind, or am I completely 
>> misunderstanding this question?
>
> No, I still think that we can trust hwdom enough. Nevertheless we should
> aim at being independent of it where possible. And I seem to recall that
> I had also outlined an approach how to avoid spin-waiting for 100ms in
> the hypervisor.

I want to clarify: you are telling that Xen should not wait for hwdom to
report VFs and instead create them by itself. Is this correct?

-- 
WBR, Volodymyr


 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.