[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v6] vpci: Add resizable bar support


  • To: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • From: Jan Beulich <jbeulich@xxxxxxxx>
  • Date: Wed, 5 Feb 2025 11:40:39 +0100
  • Autocrypt: addr=jbeulich@xxxxxxxx; keydata= xsDiBFk3nEQRBADAEaSw6zC/EJkiwGPXbWtPxl2xCdSoeepS07jW8UgcHNurfHvUzogEq5xk hu507c3BarVjyWCJOylMNR98Yd8VqD9UfmX0Hb8/BrA+Hl6/DB/eqGptrf4BSRwcZQM32aZK 7Pj2XbGWIUrZrd70x1eAP9QE3P79Y2oLrsCgbZJfEwCgvz9JjGmQqQkRiTVzlZVCJYcyGGsD /0tbFCzD2h20ahe8rC1gbb3K3qk+LpBtvjBu1RY9drYk0NymiGbJWZgab6t1jM7sk2vuf0Py O9Hf9XBmK0uE9IgMaiCpc32XV9oASz6UJebwkX+zF2jG5I1BfnO9g7KlotcA/v5ClMjgo6Gl MDY4HxoSRu3i1cqqSDtVlt+AOVBJBACrZcnHAUSuCXBPy0jOlBhxPqRWv6ND4c9PH1xjQ3NP nxJuMBS8rnNg22uyfAgmBKNLpLgAGVRMZGaGoJObGf72s6TeIqKJo/LtggAS9qAUiuKVnygo 3wjfkS9A3DRO+SpU7JqWdsveeIQyeyEJ/8PTowmSQLakF+3fote9ybzd880fSmFuIEJldWxp Y2ggPGpiZXVsaWNoQHN1c2UuY29tPsJgBBMRAgAgBQJZN5xEAhsDBgsJCAcDAgQVAggDBBYC AwECHgECF4AACgkQoDSui/t3IH4J+wCfQ5jHdEjCRHj23O/5ttg9r9OIruwAn3103WUITZee e7Sbg12UgcQ5lv7SzsFNBFk3nEQQCACCuTjCjFOUdi5Nm244F+78kLghRcin/awv+IrTcIWF hUpSs1Y91iQQ7KItirz5uwCPlwejSJDQJLIS+QtJHaXDXeV6NI0Uef1hP20+y8qydDiVkv6l IreXjTb7DvksRgJNvCkWtYnlS3mYvQ9NzS9PhyALWbXnH6sIJd2O9lKS1Mrfq+y0IXCP10eS FFGg+Av3IQeFatkJAyju0PPthyTqxSI4lZYuJVPknzgaeuJv/2NccrPvmeDg6Coe7ZIeQ8Yj t0ARxu2xytAkkLCel1Lz1WLmwLstV30g80nkgZf/wr+/BXJW/oIvRlonUkxv+IbBM3dX2OV8 AmRv1ySWPTP7AAMFB/9PQK/VtlNUJvg8GXj9ootzrteGfVZVVT4XBJkfwBcpC/XcPzldjv+3 HYudvpdNK3lLujXeA5fLOH+Z/G9WBc5pFVSMocI71I8bT8lIAzreg0WvkWg5V2WZsUMlnDL9 mpwIGFhlbM3gfDMs7MPMu8YQRFVdUvtSpaAs8OFfGQ0ia3LGZcjA6Ik2+xcqscEJzNH+qh8V m5jjp28yZgaqTaRbg3M/+MTbMpicpZuqF4rnB0AQD12/3BNWDR6bmh+EkYSMcEIpQmBM51qM EKYTQGybRCjpnKHGOxG0rfFY1085mBDZCH5Kx0cl0HVJuQKC+dV2ZY5AqjcKwAxpE75MLFkr wkkEGBECAAkFAlk3nEQCGwwACgkQoDSui/t3IH7nnwCfcJWUDUFKdCsBH/E5d+0ZnMQi+G0A nAuWpQkjM1ASeQwSHEeAWPgskBQL
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, "Huang, Ray" <Ray.Huang@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Delivery-date: Wed, 05 Feb 2025 10:40:49 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 05.02.2025 11:31, Chen, Jiqian wrote:
> On 2025/2/5 17:58, Jan Beulich wrote:
>> On 05.02.2025 10:12, Chen, Jiqian wrote:
>>> On 2025/2/5 16:56, Roger Pau Monné wrote:
>>>> On Wed, Feb 05, 2025 at 03:42:30AM +0000, Chen, Jiqian wrote:
>>>>> On 2025/1/27 23:08, Roger Pau Monné wrote:
>>>>>> On Mon, Jan 27, 2025 at 03:52:31PM +0100, Jan Beulich wrote:
>>>>>>> On 27.01.2025 15:41, Roger Pau Monné wrote:
>>>>>>>> Ideally errors here should be dealt with by masking the capability.
>>>>>>>> However Xen doesn't yet have that support.  The usage of continue is
>>>>>>>> to merely attempt to keep any possible setup hooks working (header,
>>>>>>>> MSI, MSI-X). Returning failure from init_rebar() will cause all
>>>>>>>> vPCI hooks to be removed, and thus the hardware domain to have
>>>>>>>> unmediated access to the device, which is likely worse than just
>>>>>>>> continuing here.
>>>>>>>
>>>>>>> Hmm, true. Maybe with the exception of the case where the first reg
>>>>>>> registration works, but the 2nd fails. Since CTRL is writable but
>>>>>>> CAP is r/o (and data there is simply being handed through) I wonder
>>>>>>> whether we need to intercept CAP at all, and if we do, whether we
>>>>>>> wouldn't better try to register CTRL first.
>>>>>>
>>>>>> Indeed, Jiqian is that a leftover from a previous version when writes
>>>>>> to CAP where ignored for being a read-only register?
>>>>> Sorry to reply late, I just came back from an annual leave.
>>>>> Did you mean: why I added handler vpci_hw_write32 for CAP?
>>>>> If so, this is a change since V2, that you suggested to add it because 
>>>>> there is no write limitation for dom0.
>>>>
>>>> Indeed, if there's no write limitation, you can just drop the addition
>>>> of the traps, as the hardware domain by default gets read and write
>>>> access to all PCI config space.  IOW: there's no need for a
>>>> vpci_add_register() call for PCI_REBAR_CAP if the handlers are just
>>>> vpci_hw_{read,write}32().
>>> OK, I think so.
>>>
>>> Hi Jan, can this change meet your opinion?
>>> Not to add register for CAP, and if fail to add register for CTRL, then 
>>> "continue"
>>
>> Well, Roger as the maintainer has indicated to go that route. That's okay
>> with me. My only request then is to add a comment there, summarizing what
>> he said earlier on.
> Thanks.
> How about adding below comments near adding register for CTRL?
> 
>         /*
>          * Here not to add register for PCI_REBAR_CAP since it is read-only
>          * register without other specific operations, and hardware domain
>          * has no limitation of read/write access to all PCI config space.
>          */
>         rc = vpci_add_register(pdev->vpci, vpci_hw_read32, rebar_ctrl_write,
>                                rebar_offset + PCI_REBAR_CTRL(i), 4, bar);
>         if ( rc )
>         {
>             printk(XENLOG_ERR "%pd %pp: BAR%u fail to add reg of REBAR_CTRL 
> rc=%d\n",
>                    pdev->domain, &pdev->sbdf, index, rc);
>             /*
>              * The reason of using continue here is that ideally failing here
>              * should hide ReBar capability, but Xen doesn't yet support that,
>              * and using continue can keep any possible hooks working, 
> instead,
>              * returning failure will cause all vPCI hooks down and hardware
>              * domain has unmediated access to devices, which is worse.
>              */
>             continue;
>         }

I consider this too verbose. How about you start with "Ideally we would hide
the ReBar capability here, but code for doing so still needs to be written."
Later in the long sentence there's then "will" which I think you mean to be
"would". The "unmediated" otoh, needs further qualifying: It's not "devices"
aiui (but just the one device we're dealing with here), and I think you mean
"entirely unmediated" (as opposed to "unmediated access to just this one
register").

Jan




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.