[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v6] vpci: Add resizable bar support


  • To: Jan Beulich <jbeulich@xxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • From: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Date: Wed, 5 Feb 2025 10:31:01 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=nkU/QJrNosDcxdsxC8CO8sdHDLyjQ60Vh4aIExXU9Co=; b=uCb9zo8y3sXlfarch/V9zkG+dfjYlMG9CLEyLgxykKcEvyScd+MgDLIiosjpv3n1rqGqv3w7XFqWxpGEoQUpdUGDLykS3rOEyvxiuR1fWgD+L+9K1HgJXZgX3chaOfUFRuKNLDa/A4oErBX4E0P6oLgQeDpLVhTkNg5spWxzEC6aqWIeBBa3Qh5u+RN/WO/LhtLLw4mv7LAXrIfktgF9gNJnnQsCyBAstGzZQBuI+PjgTLU6tpgIeQjHsHuh3UQCJh3RRyAk7fv7bqC5Grvvwi8c1GqKsy0bLvEKakZl5kI3pkWwP5/++WMvqz2L30c8ciTldFMZ9k+iOCWcWoT1ag==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=wYWQCKysK+CtIQMovEeU3yBhT67JU/ri/8RBBwf0boVTke3wRj/OVpdXlyleDCbDwwiuS5x/mqk5bedoqMAd/x3gFixtYmc2nfBXHhof0Fm81bXvKltAzHmojbKmCgMBcsRvf08xvn4NImqB1wPxof6W4ZYjClYAySl1i6YRaz8WDlSnHV0NU0OabYN66hZeGQzI0rjJVqwd+j+CkBEFrsqh3wiqQRD5R3fqA5+wk7KYjw4BL7UQZAwohZp0bQlzbP7NeJdS9XONLlKozkFOrbCXdDsc3Ryx2vZwbROq3uu4JYoVciZZ6oo+vos2AQ7xR1r++J2WKJCGOpSh7sB/UA==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
  • Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, "Huang, Ray" <Ray.Huang@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Delivery-date: Wed, 05 Feb 2025 10:31:10 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHbbUoyUzXRgWLOOkOHv+F73OEjK7MqsrQAgAAFzwCAAAMXgIAABJWAgA3j+oD//9kVAIAAiKwA//+IlACAAIkoAA==
  • Thread-topic: [PATCH v6] vpci: Add resizable bar support

On 2025/2/5 17:58, Jan Beulich wrote:
> On 05.02.2025 10:12, Chen, Jiqian wrote:
>> On 2025/2/5 16:56, Roger Pau Monné wrote:
>>> On Wed, Feb 05, 2025 at 03:42:30AM +0000, Chen, Jiqian wrote:
>>>> On 2025/1/27 23:08, Roger Pau Monné wrote:
>>>>> On Mon, Jan 27, 2025 at 03:52:31PM +0100, Jan Beulich wrote:
>>>>>> On 27.01.2025 15:41, Roger Pau Monné wrote:
>>>>>>> Ideally errors here should be dealt with by masking the capability.
>>>>>>> However Xen doesn't yet have that support.  The usage of continue is
>>>>>>> to merely attempt to keep any possible setup hooks working (header,
>>>>>>> MSI, MSI-X). Returning failure from init_rebar() will cause all
>>>>>>> vPCI hooks to be removed, and thus the hardware domain to have
>>>>>>> unmediated access to the device, which is likely worse than just
>>>>>>> continuing here.
>>>>>>
>>>>>> Hmm, true. Maybe with the exception of the case where the first reg
>>>>>> registration works, but the 2nd fails. Since CTRL is writable but
>>>>>> CAP is r/o (and data there is simply being handed through) I wonder
>>>>>> whether we need to intercept CAP at all, and if we do, whether we
>>>>>> wouldn't better try to register CTRL first.
>>>>>
>>>>> Indeed, Jiqian is that a leftover from a previous version when writes
>>>>> to CAP where ignored for being a read-only register?
>>>> Sorry to reply late, I just came back from an annual leave.
>>>> Did you mean: why I added handler vpci_hw_write32 for CAP?
>>>> If so, this is a change since V2, that you suggested to add it because 
>>>> there is no write limitation for dom0.
>>>
>>> Indeed, if there's no write limitation, you can just drop the addition
>>> of the traps, as the hardware domain by default gets read and write
>>> access to all PCI config space.  IOW: there's no need for a
>>> vpci_add_register() call for PCI_REBAR_CAP if the handlers are just
>>> vpci_hw_{read,write}32().
>> OK, I think so.
>>
>> Hi Jan, can this change meet your opinion?
>> Not to add register for CAP, and if fail to add register for CTRL, then 
>> "continue"
> 
> Well, Roger as the maintainer has indicated to go that route. That's okay
> with me. My only request then is to add a comment there, summarizing what
> he said earlier on.
Thanks.
How about adding below comments near adding register for CTRL?

        /*
         * Here not to add register for PCI_REBAR_CAP since it is read-only
         * register without other specific operations, and hardware domain
         * has no limitation of read/write access to all PCI config space.
         */
        rc = vpci_add_register(pdev->vpci, vpci_hw_read32, rebar_ctrl_write,
                               rebar_offset + PCI_REBAR_CTRL(i), 4, bar);
        if ( rc )
        {
            printk(XENLOG_ERR "%pd %pp: BAR%u fail to add reg of REBAR_CTRL 
rc=%d\n",
                   pdev->domain, &pdev->sbdf, index, rc);
            /*
             * The reason of using continue here is that ideally failing here
             * should hide ReBar capability, but Xen doesn't yet support that,
             * and using continue can keep any possible hooks working, instead,
             * returning failure will cause all vPCI hooks down and hardware
             * domain has unmediated access to devices, which is worse.
             */
            continue;
        }

> 
> Jan

-- 
Best regards,
Jiqian Chen.

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.