[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 3/6] xen/arm: platforms: Add NXP S32G3 Processors config
- To: "Andrei Cherechesu (OSS)" <andrei.cherechesu@xxxxxxxxxxx>
- From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
- Date: Wed, 18 Dec 2024 10:28:19 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Z/RxLuNM/Ln+yHAclQMwKgcB16Z9vIKT7b87KvtPl0I=; b=TYnEjmO7lC8mRy2PDwobH6MZR3OQ9YiX7pIzpE1m5jihKYU7X0rOOV56iVseCiLL2HykhGgPLbteHeBN4ZkFqo5s9NEdVNDPrgt0AlSDbTXgBTiV3+/MXYzXGrL/l0+Fj/MupzyAKNmEtWHxRckcOra3tqRbTUEqGESPrMQ0IAWfvNuL2YgQ9ESvPbF+r4IDltN6oj+zxhRRXtzfhgA6Ckptkd6/F02s9GCFJcUdFdkx299wphwtUropUngq7QyxqszkDD1etCuwJRwKco8dj83kB96OlLdEt5TtY2w2r1xtzD+PuNzwxEV7p1B+Ho05duW6QUElRtBaYKuU+U2JMg==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Z/RxLuNM/Ln+yHAclQMwKgcB16Z9vIKT7b87KvtPl0I=; b=nnPZTH1be8gitKJ2ntRezDrNcVMLNdKmDyg2gnfgsg9NW/o31HMM8IPPTu0Az416LBlnT1i1BFLhJNAw5Kpzuio7DhyozZIpGN+ADNIH/xNEOXQr4wdKGHvErTn4x6EOwvQlY47Swvc3id3sALG+LTgcJ3tk3o6tnQCT7mXLvRA5PuqcYhyfnrEnVmqNZzhSVcXuM5t6foPGVujcrdq8H0JI0cqrzLFdZ6RdjfUfx+BHgV7klTBB8+LGoCcMQSNPVqQNKvlMN1EPk8kGWG2e8bFmnFD6NV7Ne/rFDUzk1b2/3E82X2p6UrE20cGMZim3jvdzRElS4ptfK3b9FViH8Q==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=Pi7IrmCl31VQKIvteV6R0IThvk2mzRAMJQEIznXTYlko8A1DIpHhfMiSyeDMXQGc33py7ieI97+mkGdKWOcf+8Psukuw2BW98tQ1BjcQDl+TEeYh+8PapnJcHDQt1G3B9ECrAy01vanNyYBEn6mkRNtj8jYl3G3rVyiC/2h7P1WL+e5ng38TSzt1W96NAUiXbYS3g9xT589U31GbERCHBYvij0JslLG5m6laWTPnraXUsjMMPbQRoy1E8Bl3Fd1PbNvoxEMCQPaHwgccikgYOL4gBEt+AwNJS7R3FzxqeQTeuwLxKcXpHnT3KvA9/OVIAh8jZSy7UXjJ8gnu8947wA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=wryjcTlzezGyFkuGOGuf6Ff+ekeles0litPOQaIy+vYlFlnVIJCEj3ooBJxX/i2viJhxvkepw+h6iM7OM9IO3sbMMb2/tKqPPZsOF2U89DSf+UKLjxNjyL6QGmYCdc24N/qcx0ejo8MpX4+eMqtx5irVfRQEjyTrhEFghF01uW4ervnkj+2nDwzT4IVoWMLAZkI+E5rspHjTBfbTKfJG7mJ7UgHJ97D57mca7HoySJBQFtOdd8UHoWuzEbxDADB63N59Sb4St7Ms7lwkZ37/FFE1KuMrNFFEMxaheQ5Y/B8i+ZUu56/Kc31xxAJahxraCncW2SA3bb5wgpXI8PzsoQ==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "S32@xxxxxxx" <S32@xxxxxxx>, Andrei Cherechesu <andrei.cherechesu@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Wed, 18 Dec 2024 10:28:39 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHbUTVdoMCMlYyvB0KhW/HQpIvTvrLrzKWA
- Thread-topic: [PATCH v3 3/6] xen/arm: platforms: Add NXP S32G3 Processors config
Hi Andrei,
> On 18 Dec 2024, at 11:11, Andrei Cherechesu (OSS)
> <andrei.cherechesu@xxxxxxxxxxx> wrote:
>
> From: Andrei Cherechesu <andrei.cherechesu@xxxxxxx>
>
> Platforms based on NXP S32G3 processors use the NXP LINFlexD
> UART driver for console by default, and rely on Dom0 having
> access to SCMI services for system-level resources from
> firmware at EL3.
>
> Signed-off-by: Andrei Cherechesu <andrei.cherechesu@xxxxxxx>
Reviewed-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
Cheers
Bertrand
> ---
> xen/arch/arm/platforms/Kconfig | 8 ++++++++
> 1 file changed, 8 insertions(+)
>
> diff --git a/xen/arch/arm/platforms/Kconfig b/xen/arch/arm/platforms/Kconfig
> index 02322c259c..6dbf6ec87b 100644
> --- a/xen/arch/arm/platforms/Kconfig
> +++ b/xen/arch/arm/platforms/Kconfig
> @@ -37,6 +37,14 @@ config MPSOC
> help
> Enable all the required drivers for Xilinx Ultrascale+ MPSoC
>
> +config S32G3
> + bool "NXP S32G3 Processors support"
> + depends on ARM_64
> + select HAS_LINFLEX
> + select SCMI_SMC
> + help
> + Enable all the required drivers for NXP S32G3 Processors Family
> +
> config NO_PLAT
> bool "No Platforms"
> help
> --
> 2.45.2
>
|
