[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH v3 3/6] xen/arm: platforms: Add NXP S32G3 Processors config


  • To: xen-devel@xxxxxxxxxxxxxxxxxxxx
  • From: "Andrei Cherechesu (OSS)" <andrei.cherechesu@xxxxxxxxxxx>
  • Date: Wed, 18 Dec 2024 12:11:38 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oss.nxp.com; dmarc=pass action=none header.from=oss.nxp.com; dkim=pass header.d=oss.nxp.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=LRb12Uxal/A5sZn+ymF9X7NeFCk+iQiwRZcfXUwRiQ8=; b=kA/Dk359FARQmcw4QaZe/S3+jTsjrFHrISb8mfRFWNRhtUjza4cDhwO/oKJPO6x8TWbIdDck716LS0rUwYECXgylJT5pHZGDjMFcFQm4/QdXw8rssWepzqMt67ZzttnU2+cS2/+teLvOXzwjfSgu7ZIHS0KsPCfzX26JdFTZU/bO10+JjZEEhoK8lDQtCDYXf5cKnDmUco+rR0vzPyB/QedZbre6QHT4t+qfk42IgXfzbC+w/wWQHn+j9rIOuVGN6ai8loBreNuuoGyM44WO3fF/yy0TGrg3EKGprC6j1RqeQUAQpmAUnNDvVqLNOvkMMmAvIQJaf/vF7zDoV+XhUw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=IbOIIHWVsdGMr/RzIBs4sX4aUakJNDG7i5Hdmxo8EBLRdoHX75yrQ6HcTaQHplrKZg8KjFSYcZ1RPXJYOqJuSB53tkJmLSq7J7wSEy2vB2t/b6HDYtkt/MYVzn6wm7bihVGMbP0ktPRFIT2xWhzI912U640mP40Rqw1/tvXGcSsVjGjKVUBbVC6g6RdvUmlGS6NvPsubAJ9Jdap5hh2Bb8us4rGbk9Z6oIVJ0SlpCPucOCzIylrvZcLm9NyyjcrsG3O/WeUNpvM+cQGeXdyZmPDasD9wakmMQR9+AHp4mJ234HNHxBHx7oKBV13wfoSWzmXxN2VWrwkMVUE40Y6oGw==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=oss.nxp.com;
  • Cc: S32@xxxxxxx, andrei.cherechesu@xxxxxxxxxxx, Andrei Cherechesu <andrei.cherechesu@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
  • Delivery-date: Wed, 18 Dec 2024 10:12:39 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

From: Andrei Cherechesu <andrei.cherechesu@xxxxxxx>

Platforms based on NXP S32G3 processors use the NXP LINFlexD
UART driver for console by default, and rely on Dom0 having
access to SCMI services for system-level resources from
firmware at EL3.

Signed-off-by: Andrei Cherechesu <andrei.cherechesu@xxxxxxx>
---
 xen/arch/arm/platforms/Kconfig | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/xen/arch/arm/platforms/Kconfig b/xen/arch/arm/platforms/Kconfig
index 02322c259c..6dbf6ec87b 100644
--- a/xen/arch/arm/platforms/Kconfig
+++ b/xen/arch/arm/platforms/Kconfig
@@ -37,6 +37,14 @@ config MPSOC
        help
        Enable all the required drivers for Xilinx Ultrascale+ MPSoC
 
+config S32G3
+       bool "NXP S32G3 Processors support"
+       depends on ARM_64
+       select HAS_LINFLEX
+       select SCMI_SMC
+       help
+       Enable all the required drivers for NXP S32G3 Processors Family
+
 config NO_PLAT
        bool "No Platforms"
        help
-- 
2.45.2




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.