[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [RFC 01/10] x86: introduce AMD-V and Intel VT-x Kconfig options
- To: Jan Beulich <jbeulich@xxxxxxxx>, Xenia Ragiadakou <burzalodowa@xxxxxxxxx>
- From: Boris Ostrovsky <boris.ostrovsky@xxxxxxxxxx>
- Date: Mon, 13 Feb 2023 15:53:58 -0500
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=oracle.com; dmarc=pass action=none header.from=oracle.com; dkim=pass header.d=oracle.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BqJz0I24jDVfN1J6TZQ1XSSUoF7YPuhKIBXQeXASTpM=; b=T4wBLMEhHojYswABesDZ9OJv340brlsKefFJbVCSlDtRMrzi2bEI2kdemT/3HyVtWGhJ3WCatMQVqlU194gBIo36Mq4veX8j8Lr3kghxMg2e/Gwbm0iCBc5boUeIeKpBki42eFdwyiiyT0EHW8n9Ux0y1CnKaJutHMgU7GLLP7QZgQddnHW9H9gFK38jz2vOM8ZewNEk3fleki9Anzja1Rod5AKE2QbBCGvdmU4bun0waJxvqjX/XPTmhEfl0CBjNKsZYKwb/aDoxZq8b5qBevYb+sw90Q4zuHWzEa9ueATD+gDyQ7IAagii3frRltQYsjpJbOWuJuJNFldZFbC2yQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=FtJM6udrtkMc1UWOytx6wNyeNEsQs2P3saI3821UOHUwfxyTBkM2dzp8M1ka/OxUbxv2Quwtbqi8vSn1nG11MnfUJnWI2hAn/FmIj4M5+Qj1HvRJNWtiu76+YxyZCfn1z4LLydIsPk0uGaQbdPVuZiW1bQEuGUqiWyeDLjWoj0QytfKMMiAteCV4DplKf1xkjYZyDJPmdjPBVARtlCyGXK9/inW49SAJSxFNspzG3Dk5zfrDK5pCynxBIBdhFq8anC2JBAuaoWkTR0GfgJkQPABTdVtcNdOi44EGG3v1JjDSm6LULU61ePPpgObLw1LZl487AvL6NkCW5oqrr7Ezbw==
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxxx
- Delivery-date: Mon, 13 Feb 2023 20:54:39 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 2/13/23 11:41 AM, Jan Beulich wrote:
On 13.02.2023 17:30, Xenia Ragiadakou wrote:
On 2/13/23 17:11, Jan Beulich wrote:
On 13.02.2023 15:57, Xenia Ragiadakou wrote:
--- a/xen/arch/x86/cpu/Makefile
+++ b/xen/arch/x86/cpu/Makefile
@@ -10,4 +10,6 @@ obj-y += intel.o
obj-y += intel_cacheinfo.o
obj-y += mwait-idle.o
obj-y += shanghai.o
-obj-y += vpmu.o vpmu_amd.o vpmu_intel.o
+obj-y += vpmu.o
+obj-$(CONFIG_AMD_SVM) += vpmu_amd.o
+obj-$(CONFIG_INTEL_VMX) += vpmu_intel.o
This code was moved from hvm/ to cpu/ for the specific reason of also
being used by PV guests. (Sadly the comments at the top weren't
corrected at that time.)
Hmm, the init functions are prefixed with svm/vmx.
Does vpmu depend on svm/vmx support?
There are interactions, but I don't think there's a dependency. You
may want to ask Boris (whom I have now added to Cc).
MSR intercept bits need to be manipulated, which is SVM/VMX-specific.
-boris
|
