[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [RFC PATCH v1 00/12] Arm: Enable GICv3 for AArch32
- To: xen-devel@xxxxxxxxxxxxxxxxxxxx
- From: Ayan Kumar Halder <ayankuma@xxxxxxx>
- Date: Mon, 24 Oct 2022 19:23:14 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=TRItKjpgSE6luuTmK1leJybAIODKGpR0/UJh+Ns5K64=; b=MEO+kd1WtvdcV6kBHnsu48JPbSCPHgJimQ39vdDjZSOw5SzKqtZsxiMF2oSopFc5mpCDQvt3PYOxAKyuEWCtXGH4e5Wxeo4Hu2pHygHMg6zd7F9I5U/ONVxham/R2fboRgBQGnGwyDqYN2uKVOubIGnv4dgZgIAlTVmHj6fZiQjtq6Hpk6Lj6g+yzA8QXL4ezM7fXIzEJ8wmY3WHaltPJ5jxKJ/C2nRq+dc4nsjzbJxOjdkvzIk+moOzTlugjX3TzCUhyTp1BtecEcXE7mGnV5T9PTi9/S+9FqIkCfejLDzkskO/caIPIK5BOdJ5zECk6pZV1qtxiowF8Un4hjAKsQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LpTNXUJizdCh4s09tYtXQg4ElrrGBkTOKeGL05yuDqclewH++Pz5F1NEOuZSA3U8trQyPGsNFKNMSizecc7nzZ9y+nUjyGFYLC2TLUgGrltEXU9xyek3oCkoulT5wObjnALJpL9GlW2Cnbv+olARtsdQscQlVUvDw9CQvsdrDRt4izhB1ymPrOvz2PI3Q+GEza+5IOC3OFgXHOQTmNTVLt6CqWRZhMxj6WxEk26ZzsDpy2xRZQHK05xPHnCv9+SgJY9Pflo8q/+y+gt1E3PJFWra7E5SQaJvBcBwk5rLIg4XrzEKMj0EDw+AFLpaqX2Pv4dm4KHL4XrdA2LpI//Phg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
- Cc: sstabellini@xxxxxxxxxx, stefanos@xxxxxxxxxx, julien@xxxxxxx, Volodymyr_Babchuk@xxxxxxxx, bertrand.marquis@xxxxxxx, michalo@xxxxxxx
- Delivery-date: Mon, 24 Oct 2022 18:23:27 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 24/10/2022 19:19, Ayan Kumar Halder wrote:
Hi All,
Please find the following patches to enable GICv3 for AArch32.
This is a pre-requisite to support Xen on Cortex-R52 (AArch32-v8R system)
Let me know your thoughts.
NACK. Please ignore this. I have sent by mistake.
Ayan Kumar Halder (12):
Arm: GICv3: Sysreg emulation is applicable for Aarch64 only
Arm: GICv3: Move the macros to compute the affnity level to
arm64/arm32
Arm: GICv3: Enable vreg_reg64_* macros for AArch32
Arm: GICv3: Emulate GICR_TYPER on AArch32
Arm: GICv3: Emulate GICR_PENDBASER and GICR_PROPBASER on AArch32
Arm: GICv3: Emulate of ICC_SGI1R on AArch32
Arm: GICv3: Emulate ICH_LR<n>_EL2 on AArch32
Arm: GICv3: Define ICH_AP0R<n> and ICH_AP1R<n> for AArch32
Arm: GICv3: Define GIC registers for AArch32
Arm: GICv3: Use ULL instead of UL for 64bits
Arm: GICv3: Define macros to read/write 64 bit
Arm: GICv3: Enable GICv3 for AArch32
xen/arch/arm/Kconfig | 2 +-
xen/arch/arm/gic-v3-its.c | 20 ++--
xen/arch/arm/gic-v3-lpi.c | 8 +-
xen/arch/arm/gic-v3.c | 132 ++++++++++-----------
xen/arch/arm/include/asm/arm32/io.h | 4 +
xen/arch/arm/include/asm/arm32/processor.h | 10 ++
xen/arch/arm/include/asm/arm32/sysregs.h | 80 +++++++++++++
xen/arch/arm/include/asm/arm64/processor.h | 13 ++
xen/arch/arm/include/asm/arm64/sysregs.h | 7 +-
xen/arch/arm/include/asm/cpufeature.h | 1 +
xen/arch/arm/include/asm/gic_v3_defs.h | 24 ++--
xen/arch/arm/include/asm/gic_v3_its.h | 2 +-
xen/arch/arm/include/asm/processor.h | 14 ---
xen/arch/arm/include/asm/vreg.h | 23 ++--
xen/arch/arm/vgic-v3-its.c | 17 +--
xen/arch/arm/vgic-v3.c | 26 ++--
16 files changed, 242 insertions(+), 141 deletions(-)
|
