[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 0/2] x86/Intel: PPIN recognition adjustments
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Thu, 20 Jan 2022 15:15:19 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0DCz8upcgY1B8XHbZS8IKAaDRpE99ojalz96LJu2cm8=; b=ElkoEkZ1BcOYs5n9AxHVL8hUig3hHjaBryqbD6GYxcoszYUZ7/Or+/1Qs0m1eOflMZEGkiUtfpoGCCoAsKFD8VTF3sQh7aKEob/2aWz8YIYlUiUWVEUzLX0Sy6Cd8doiiPBoHKPCMxilYYkeJy/UjzUdz1Zgt3vLpX1flsYNg8A0dBc20dDbude9aXxQm+g7NAzczdXc42uTwmwAtPx/5iayoXvjhc+R8cNGMHEzuGrBEff3XZkeARq0oRqf7zzqgNvjNPUGVOq4Oa4UMY8Ld06k0SkuCKvq8c6E9Be7tGqJCtAk0MCIqieOwkFXhHKOWk6rTj660v83WrYe8VNqrA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=KYnCy+jdMCJjI3feVgK5k3kcK6AsHaCtbeEOPVQrWBTjHRhCbAFh5rjQhfCbJYSr/Cdw+oMTdNoWaSusCepTZbMRRnG02jr8CsmLKKmh7vmcRZ3FMDV8y26S/9kvNYXApUx7BbWkXiBlG/8kmxSyKhSeP9vCZAeLFIb8nQsbA4zcrFXrxR9IN1TQsdwuaiX5pGZLLqfutU1b53CXWQ1qrMKwboyEExI3+y0RruGAzfElRHwZay4qWGcmvQhvaJJiHnmwTF24K5F9XVm0pBdaXzgU4pdYPXd6GTtCM2O0Srh/EsDDL4GxrbXNkJFcduO+jXWpgyKP0hOCD72RUEcXZg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Thu, 20 Jan 2022 14:15:33 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
1: Sapphire Rapids Xeons also support PPIN
2: use CPUID bit to determine PPIN availability
Jan
|
