[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 0/5] x86/mwait-idle: updates from Linux (and more)
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Thu, 20 Jan 2022 15:00:34 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Pn8MUYECdd99UlXTjh8FIDsdBFCYTiXsFNaqwLg0X4I=; b=ZVim81nz16VsiYrJupP7thENk0aS9Ld+uHPf4j1kXWiMpZNxgzX0ZCSpySfMfGuGGqoHhTkJjRpAmAjhptvqnNSA++56IgopfI766QaHqJhovYrSX2MQ2o79R9rtSE7j6Rk/gdx1l/ERJH06OBKQ8FnKqlAVr9sFLpxXDjv0IifnflNJtoUqGKo/tC80YJzHx5P/aDg7Iyzc7LLUfmYvFBO0lHQgHNlVjiD3FZTdtc3JARoW4Ok5mJLEEM4KxeP3FhAj6eifVkimxS6l+j6uWa6ZsmuhyOP9f+fEoF1bWYacchG/DNqIne2V/60NPn78Fur4YWgPpvs5kOm/CHfzPA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=GHElwSa2TZGHAuUSrWi5YW8X/lQC47SP9AuCUO8wOBc0MyRn52louegpAkjQ8Grvh5A7RNcys6Jmxe4rMr6+Hkp4h3sJ9OA0DYzLVtn/M68ns4rVsj6k3ZHPy/bmHpk/xb0e8/1CxIWTcYdmpnFBasy9GKyILzxp365DdboXuFcPz0fGs8fS3Qq5MucthaFngQIrMtBBqysofqISzbqeZLaB8uRsUzmK8qiJxrhxRMjEOMnjUgZVSsIS4IbIqH+pPU09vhXnPShw3MrU9AFk9pja66kBioNw0adWJFMsskjUQn/wCj7b9c3PE/58JW/PdD15OT8ph/67xSWpEDcNwQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Thu, 20 Jan 2022 14:00:59 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Besides the prereqs requested to the remaining patch from v1 there's
yet one more thing to consider pulling in (RFC for now), and one
further custom change I'd like us to consider making (potentially
even going farther than presented here).
1: stop exposing platform acronyms
2: switch to using bool
3: add SnowRidge C-state table
4: enable interrupts before C1 on Xeons
5: squash stats update when not actually entering C-state
Jan
|
