[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [PATCH] x86/x2APIC: tighten check in cluster mode IPI sending
>>> On 13.06.19 at 15:11, <andrew.cooper3@xxxxxxxxxx> wrote: > On 13/06/2019 14:06, Jan Beulich wrote: >> It is only of limited use to check the full accumulated 32-bit value, >> because the high halves are the cluster ID. What needs to be non-zero is >> the bit map at the bottom, or else APIC errors will result. >> >> Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx> > > I take it you located the the source of the APIC errors. Yes, albeit the change here is just a result of me guessing where they might have come from, i.e. it wasn't the IPI sending in the end. Instead there was one issue each with losing part or all of the 32-bit destination in both the I/O-APIC RTE and the MSI message massaging functions. IOW things would also not have worked correctly in physical mode with more than 256 CPUs (or fewer, with discontiguous physical APIC IDs). > I can't find anything in the manual which explicitly states that APIC > errors will arrive, but 10.12.10.2 does clearly identify that a logical > x2APIC ID is non-zero in its bottom 16 bits. > > Reviewed-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx> Thanks. Jan _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxxx https://lists.xenproject.org/mailman/listinfo/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |