[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: Xen decoding instruction 0xad400420 is not supported
- To: Wujian Sun <wujian.sun_1@xxxxxxx>, Xianzhong Li <xianzhong.li@xxxxxxx>, Peng Fan <peng.fan@xxxxxxx>
- From: "Orzel, Michal" <michal.orzel@xxxxxxx>
- Date: Mon, 2 Nov 2026 12:30:01 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=nxp.com smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=FteCfO8eTtVp63/F7EpCMBJ85Rlh1AXhEiwwPZ08owU=; b=LCd4b2bDuCBRX2C+CbD6fSdKsrMZCYFHuhb++tl39YHOH/MvG9Qq7vyiFFcvGqhpEIptcHYZ+LtMcQpmjOlXUSRBLCVcG3Ylzhgx2DpXFduPZOpxyrUNf6wnrACRt3ryEYLiLFndnk0LsHVZuSim1JTuZxai/2I1912mYYlndFkszWCBAXIq2OHXpvwM3OfsW6vMdP4eblEtURHZuIedkwKXL+mx11BzmYJYBzjQDv06uTYcPaO4Rad+Qfu0p0z82j/dTMamIySt6m4iF9Yn3pKHrWXYfgABYb6gGR1BNf7KZ3iAB69LcOeNUgGNSPqsNcD8CTUhGWSncRaH2ZPJwQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=j8jep0f8n/jpDgyVxgpvkiXd1cRhA1rcLpLmcxt00ZZQudUt+AUdbCRAybhsRUVSZAVu5+eAIfXw9pw6TQuLeEKIpUo4llxVpEMAllR0uaHO2k+ZzZI1jG/R+kGLZS8atnIY9pLG4o6cU8Nuw6FK4fgcgX7/rpSciFVSSjIX9jHqvv7s0hR7XTKcjAyOTADYnxCKKeS4+r76NKeX0aF6LyWGxhgyY6pwTpB0hs+MHpxadQXGQPogCfPxrCSQCb1Q2stNIm2NlxUIdPl6QrdkAVb/0aE8KF9qZq8NwXUQYU6cPj8UVaSRU/GcDD3Z3hzNxBYKls3OMfwxdwvw0MeJuA==
- Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=amd.com header.i="@amd.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Mon, 02 Nov 2026 11:30:18 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 02-Nov-26 02:43, Wujian Sun wrote:
> Hi everyone,
>
> I am trying to enable virgl native drm context feature on GPU Mali G310 with
> mesa panther driver.
>
> https://gitlab.freedesktop.org/virgl/virglrenderer/-/merge_requests/1694
> <https://gitlab.freedesktop.org/virgl/virglrenderer/-/merge_requests/1694>
>
> https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/45055/commits
> <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/45055/commits>
>
>
>
> I tried both xen 4.21 and 4.22, but both met the below issue. Does anyone
> have
> any suggestion about the issue?
>
> (XEN) d1v0 Decoding instruction 0xad400420 is not supported
>
> (XEN) d1v0 unhandled Arm instruction 0xad400420
After decoding [1] it looks like there was a stage2 abort as a result of
executing LDP instruction for 128-bit SIMD&FP registers that Xen cannot decode.
Are you executing this instruction perhaps on an emulated MMIO region?
[1]
https://support.arm.com/documentation/ddi0602/2026-09/SIMD-FP-Instructions/LDP--SIMD-FP---Load-pair-of-SIMD-FP-registers-?lang=en
~Michal
>
> (XEN) d1v0 Unable to decode instruction
>
>
>
> Best Regards
>
> Wujian
>
>
> NXP Confidential
>
|
