[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 2/2] SUPPORT.md: State that ATS is unsupported
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Jason Andryuk <jason.andryuk@xxxxxxx>
- Date: Thu, 15 Oct 2026 10:33:10 -0400
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=suse.com smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=XSTYvoS03r3SaiH65lY16MmrQOMD5bDUHrwKoefGOAU=; b=t2RqsX0ehH5AhVneuTjFy3LWgJEKkrYYeHApN+29g7PsZJ3u4goxPfFs1QTXE89XNquQBolJpN46HN0dTtANXAtDnbIT39B8mfLyQgmv34LSMpnSymu5dfT2BYUrk2s75oNdUaDZUAG2bdz/5M5+lBBu+nOtI2dMbB54a2Lp6rs4Gg6gucQEQhyTnVsFtyDMxEo16rv+H5faBquaM6miGZtsT8Ke9GKzrhDCkXWbupoD68j9eJm+cZfQkYerCakpIh+oswx9M4jyU8NpPuaHIzOLSOqbPRDsBiL+gpz1s+flByUoKunszLINMooQPY/CTor2KZuPq8qMAzupOSKpFg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=mpkyoIgagnXO+xx8CbsUT9+VmSWYoccOpF2ZiGG/lgHQnTGl/IZ7JUjS7K0YWeFpmipRra/v9N6+vSqiHVEeqeclkxrItYRdYTSOaA3s320lM5I5pBwWatbepAw3FXXVdTiuG5zlFAdISArD42H/p7hPrR1BhcKRIqd5CZr/fq15PuJBqIBDrrXs3n5nBybuBujW+t6O6OHuAZZ4nr3TxMZzLaI/4/aaqzCI7eBy7p8d8YMQYJ8Qah5G2aJIFuwshguvhFOVhCsR1yEyltu1o3FyTCjF3NLefnGwe4ZwfnN2dHzzIME0RKG393o42NXLhCABmqdf7rYWEQi3msYSlw==
- Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=amd.com header.i="@amd.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, "Julien Grall" <julien@xxxxxxx>, Roger Pau Monné <roger@xxxxxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Thu, 15 Oct 2026 16:04:56 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 2026-10-15 08:33, Jan Beulich wrote:
On 14.10.2026 15:51, Jason Andryuk wrote:
--- a/SUPPORT.md
+++ b/SUPPORT.md
@@ -96,6 +96,9 @@ For the Cortex A77 r0p0 - r1p0, see Errata 1508412.
Status, ARM SMMUv3: Tech Preview
Status, Renesas IPMMU-VMSA: Supported, not security supported
+PCI Address Translation Services (ATS), enabled by the ats= command line
+option, is not security supported.
+
### ARM/GICv3
GICv3 is an interrupt controller specification designed by Arm.
Wouldn't this better go in the "x86/PCI Device Passthrough" section?
I guess I thought of ATS as more of an IOMMU feature, but PCI is in the
name. I'm happy to move it.
Thanks,
Jason
|
