[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 0/4] xen/arm: add i.MX8M platform and UART support


  • To: Wig Cheng <onlywig@xxxxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: "Orzel, Michal" <michal.orzel@xxxxxxx>
  • Date: Tue, 18 Aug 2026 08:28:38 +0200
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=gmail.com smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ArIBkWypTrCrcUcT7JGOxsY7XolsZfaVO9t9RQk02vU=; b=cK1iQr/P2kEyjPOxrUoNsc8ewZv0K/SEz71IC9ju3aCf980sR6t1ISkNli24DtjFId5SuW6yk/kWn7lhxIntID0s2sgTQakhIgQuOu+xj52M18IHb7nFvhcfjH2JV+fNMZ/mgJXi7zQqiyRdex2bDq9we36wQfSzvkeAwhfCUG+lfr5m7hnnVCAOlwgH0plFImhR1J2ilWmh0cUhhoMBhlxmEA04GM695GpJKmwOpsYv2BwA++h4+9dGP+5QAwJgFBJbgiuQARGiirzhZFkZeGNbOD9X5VLz/iOdOXDBc7wku5/MoF7jusC9NJIa70CZ2latkSVR06orzbe3LCv9Cg==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=h6lYdSQ+9WiTrzhtcGrqy7JDdXLt6bBpM/SEtFV88YE/p8LQf9SP697gzeOlv5Fez2+HFbG2wyqh9SIZmUc6hMI6iVuiEjHSlGwK4TgkB5OybBebb6LRm6Nmr5/mdvtzdTlLfw01/8k4wtI19twIFa88CnIgVxVW7AGK/3B19nsRi15QYoO9TUgaS3a86fq9znyUA943iMljH1V6uIAByvRDLIcalAihdUlUSyO+BAEUzLgCNxuqpkyiXt0DuH86BZMyMd56NE36FPyzuqd8NkUufVqjj6JhP4I3SvNLSF/8CxMYFP0TxF2+nilCCqhsImqzsCX3P+lvVa8PcxaZFA==
  • Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=amd.com header.i="@amd.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck"
  • Cc: Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, "Volodymyr Babchuk" <Volodymyr_Babchuk@xxxxxxxx>, John Ernberg <john.ernberg@xxxxxxxx>, Peng Fan <peng.fan@xxxxxxx>
  • Delivery-date: Tue, 18 Aug 2026 06:28:59 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>


On 18-Aug-26 04:52, Wig Cheng wrote:
> Following Michal Orzel's review of v1, this series adds Xen support for
> the NXP i.MX8M family (i.MX8MP / MQ / MM / MN).  It provides the console
> UART driver, its early printk, the platform glue (SiP SMC whitelist for
> the calls the dom0 kernel issues to TF-A), and a MAINTAINERS entry.
> 
> Tested on i.MX8MP (4x Cortex-A53, GICv3) with the vendor kernel 6.18:
> dom0 boots to login on the hypervisor console, and a domU starts with a
> PV disk and virtio devices running a full Wayland distro.
> 
> Notes for reviewers:
> 
> - Unlike i.MX8MQ, the i.MX8MP device tree uses the GIC as the root
>   interrupt controller (interrupt-parent = <&gic>), so no device-tree
>   workaround is needed and power domains keep working.
> 
> - The i.MX8M family has no SMMU, so device passthrough relies on the
>   1:1 direct-mapped hardware domain.
> 
> - The SiP SMC whitelist forwards only the specific subfunctions the
>   dom0 kernel issues, extracted from the vendor kernel call sites.
>   DDR DVFS is left at service level because its reg1 is a frequency
>   setpoint rather than a fixed subfunction id.  No call was denied at
>   runtime.
> 
> Changes since v1:
> 
> Patch 1 (UART driver):
> - Documentation narrowed to the i.MX8M family (dropped i.MX6/7).
> - Relicensed the new files as GPL-2.0-only.
> - Dropped the stale file-path lines from the file headers.
> - Renamed the header guard to ASM_IMX_UART_H.
> - Removed unused register/bit macros; header is now asm-safe (BIT(n, U)).
> - Also clear UCR1_TXMPTYEN on init; documented that the console is
>   driven entirely through UCR1.
For the future, please include the changeset in the individual patches. This way
it's easier for us to review without having to switch between e-mails.

~Michal

> 
> Patch 2 (early printk):
> - bne -> b.ne.
> 
> Patch 3 (platform):
> - Build the SiP function IDs with ARM_SMCCC_CALL_VAL (IMX_SIP_FID),
>   matching the i.MX8QM platform.
> - Whitelist per subfunction (GPC, SRC, NoC) instead of whole services;
>   DDR DVFS and SoC info kept at service level with a comment on why.
> - Dropped the BBSM call, which is not issued on i.MX8M.
> - Fixed the misleading "secure RTC" comment and a stray space.
> 
> Patch 4 (new):
> - MAINTAINERS entry, as a separate patch.
> 
> v1: 
> https://lore.kernel.org/xen-devel/20260814162535.331459-1-onlywig@xxxxxxxxx/
> 
> 
> Wig Cheng (4):
>   xen/char: add classic i.MX UART driver
>   xen/arm64: add early printk for the classic i.MX UART
>   xen/arm: add i.MX8M platform support
>   MAINTAINERS: add myself as reviewer of i.MX8M related patches
> 
>  MAINTAINERS                           |   7 +
>  xen/arch/arm/Kconfig.debug            |  12 ++
>  xen/arch/arm/arm64/debug-imx-uart.inc |  37 +++++
>  xen/arch/arm/include/asm/imx-uart.h   |  57 +++++++
>  xen/arch/arm/platforms/Makefile       |   1 +
>  xen/arch/arm/platforms/imx8m.c        | 152 +++++++++++++++++
>  xen/drivers/char/Kconfig              |   8 +
>  xen/drivers/char/Makefile             |   1 +
>  xen/drivers/char/imx-uart.c           | 226 ++++++++++++++++++++++++++
>  9 files changed, 501 insertions(+)
>  create mode 100644 xen/arch/arm/arm64/debug-imx-uart.inc
>  create mode 100644 xen/arch/arm/include/asm/imx-uart.h
>  create mode 100644 xen/arch/arm/platforms/imx8m.c
>  create mode 100644 xen/drivers/char/imx-uart.c
> 




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.