[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[PATCH v2 3/3] misra: deviate MISRA C Rule 5.5 for ARM SMMU fault handlers


  • To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Dmytro Prokopchuk1 <dmytro_prokopchuk1@xxxxxxxx>
  • Date: Sun, 12 Jul 2026 14:04:47 +0000
  • Accept-language: en-US, uk-UA, ru-RU
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=cgnoE2/vbR0U54fdtVsbfuzS4jDVloiK5WrMbSsnuKc=; b=qWIviSGw+m495pin0I81GfY1SIqFwv/vXSdU0kUF14uzvJiZbEj0/8J6BWX8cD/ts/ov4xWvhAlB7RNKDKPHw6WF/iOPFqzVO996ygI/IJPo87Nlm78uEUJbopThJnc4KwZWpReiefBPbKzPRnYlsj+V5Qo7zmUyE4LBel1oDH3GGh6fpy83ks8ax6NgqXJnUGw2sTln/OiwS2nJWCRDEyrJ97YyuENTtTrPiUkUN0IQYX+3pzy2/p9XQ/l7WmIrBdV8nicLu9akSr4bk7A5ml3tEE6epSDzTMNV0B8jhqOkh3ilo3CYrBp745XuuAVS7nka1OWKTj7Q6OGcXvGXJQ==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=Argt4KlYvFuS5Fpp9L7S9lLQSm0tlyZsXPtz47CbOvhBAvWQoqs1DEu+gJYt591WvPqPL1/0gmLyQCLDuWahDZx3A2N7NaJwkHvcJmDnMFnKIt9YEB11FtOB1/e/SYD36hZ2BTWU/cgeGkhk5iHV9oj8KZcUfH0nuo1o0roahcBk9ahnORsE7YbefcphdIw6RV9ClEVrvLudtVFAN/2HKWm6O19tAeWmSeV55y+gp23sWDSdYdVtUfb8gu4ppPFFcvfdatrq+zbIadwqnLwOrJnLPR1sauhULalSU/0OKD55g+BfsLwvKMeH3DP1d/TrUBn2qvfhV14t5VNvJ1kkyw==
  • Authentication-results: eu.smtp.expurgate.cloud; dkim=pass header.s=selector1 header.d=epam.com header.i="@epam.com" header.h="From:Date:Subject:Message-ID:Content-Type:MIME-Version:x-ms-exchange-senderadcheck"
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=epam.com;
  • Cc: Dmytro Prokopchuk1 <dmytro_prokopchuk1@xxxxxxxx>, Nicola Vetrini <nicola.vetrini@xxxxxxxxxxx>, Doug Goldstein <cardoe@xxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Julien Grall <julien@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
  • Delivery-date: Sun, 12 Jul 2026 14:05:00 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHdEgdlAM1Q0XRp9UaSkflqa1nGRg==
  • Thread-topic: [PATCH v2 3/3] misra: deviate MISRA C Rule 5.5 for ARM SMMU fault handlers

MISRA C Rule 5.5 states: "Identifiers shall be distinct from macro
names".

Update ECLAIR configuration to deviate identifier and macro name
clashes by specifying the macros that should be ignored.
This includes 'arm_smmu_global_fault()' and 'arm_smmu_context_fault()',
where the original ARM SMMU handler returns irqreturn_t, while the
same-named macro redirects later uses to a Xen wrapper with the
void interrupt-handler signature expected by Xen 'request_irq()'.

Update deviations.rst and rules.rst accordingly.

Signed-off-by: Dmytro Prokopchuk <dmytro_prokopchuk1@xxxxxxxx>
---
 automation/eclair_analysis/ECLAIR/deviations.ecl | 4 ++++
 docs/misra/deviations.rst                        | 8 ++++++++
 docs/misra/rules.rst                             | 4 ++++
 3 files changed, 16 insertions(+)

diff --git a/automation/eclair_analysis/ECLAIR/deviations.ecl 
b/automation/eclair_analysis/ECLAIR/deviations.ecl
index f7ffd78a36..97f1a91afb 100644
--- a/automation/eclair_analysis/ECLAIR/deviations.ecl
+++ b/automation/eclair_analysis/ECLAIR/deviations.ecl
@@ -140,6 +140,10 @@ These macros address differences in argument count during 
compile-time, effectiv
 
-config=MC3A2.R5.5,ignored_macros+="name(request_irq)&&loc(file(^xen/drivers/passthrough/arm/smmu\\.c$))"
 -doc_end
 
+-doc_begin="Clashes between ARM SMMU fault handler functions and macro names 
in 'xen/drivers/passthrough/arm/smmu.c' are deliberate."
+-config=MC3A2.R5.5,ignored_macros+="name(arm_smmu_global_fault||arm_smmu_context_fault)&&loc(file(^xen/drivers/passthrough/arm/smmu\\.c$))"
+-doc_end
+
 -doc_begin="The type \"ret_t\" is deliberately defined multiple times,
 depending on the guest."
 -config=MC3A2.R5.6,reports+={deliberate,"any_area(any_loc(text(^.*ret_t.*$)))"}
diff --git a/docs/misra/deviations.rst b/docs/misra/deviations.rst
index 3eb9912c45..0404e6cc7f 100644
--- a/docs/misra/deviations.rst
+++ b/docs/misra/deviations.rst
@@ -192,6 +192,14 @@ Deviations related to MISRA C:2012 Rules:
        reordering the handler and flags arguments.
      - ECLAIR has been configured to ignore this macro.
 
+   * - R5.5
+     - Clashes between the ARM SMMU fault handler 'arm_smmu_global_fault()',
+       'arm_smmu_context_fault()' functions and macro names are deliberate.
+       The original ARM SMMU handler returns irqreturn_t, while the macro
+       redirects later uses to a Xen wrapper with the void interrupt-handler
+       signature expected by Xen 'request_irq()'.
+     - ECLAIR has been configured to ignore these macros.
+
    * - R5.6
      - The type ret_t is deliberately defined multiple times depending on the
        type of guest to service.
diff --git a/docs/misra/rules.rst b/docs/misra/rules.rst
index 40aff97a07..dcfe4d5f30 100644
--- a/docs/misra/rules.rst
+++ b/docs/misra/rules.rst
@@ -230,6 +230,10 @@ maintainers if you want to suggest a change.
        the macro is a local compatibility wrapper that adapts ARM SMMU driver
        call to Xen's request_irq() argument order.
 
+       Clashes between ARM SMMU fault handler functions and macro names are
+       allowed because the macros redirect ARM SMMU driver uses to a Xen 
interrupt
+       wrapper with the handler signature expected by request_irq().
+
    * - `Rule 5.6 
<https://gitlab.com/MISRA/MISRA-C/MISRA-C-2012/Example-Suite/-/blob/master/R_05_06.c>`_
      - Required
      - A typedef name shall be a unique identifier
-- 
2.43.0



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.