[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v5 1/5] arm/irq: Keep track of irq affinities


  • To: Mykyta Poturai <Mykyta_Poturai@xxxxxxxx>
  • From: Bertrand Marquis <Bertrand.Marquis@xxxxxxx>
  • Date: Tue, 3 Feb 2026 16:51:20 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=epam.com smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SQSgEvacbHfKts83KLF59lkFx/eE1Mv6ANV0KpIOsEY=; b=WI/rmebtFdU+Cn+cOzB8yATgeo75UTeYVHLUDYsfr4lX/b2ADjuOTAO2duRi2lIbJDEBndZfVC2ssFxzJRXILqsxgiMY3NvIRqMWHrR5GPp6juCMOFQYNMH+znM7cqVHg0VouPC5NbMVlXI7PV6229CXiUJiFRxj7FR/OuOvFrsa9hbZqR727guKZ06IrZY5hWw9m1re4GyU9Zv1NKyAheuHkyw3CWAKr4SKFqqQVfpw3Dbx2Boc3bBMdpRjcOrFUeymAIQIqk8SGdWb9xNU83kr3MRda13uiOJph6n/XbemWDYKESSgXfmZAOiIJUCbNsk1dpgJAo/y4pMPwbDgtg==
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=SQSgEvacbHfKts83KLF59lkFx/eE1Mv6ANV0KpIOsEY=; b=s79W60m2j09oYbb4yM9Qcw/REE8ooco+A8jo3I3rtL2AC02Wes6AIY9iqEkQla+tGeG0qfRehXe9msO7s+TgmMfUoMebBrKtUV/L1pfIzcxw8bRbMeJfFh7v4Wc70vGu6wSkr67YhYfp4QblHsaOe9+qLXbSxu4QYq5au5pAqENB3je9nZuP041i8dxUhbCq/qs8Wmg5bCKAqTS4beCT5jUOoH+0mmYZl0Mlly98AaRSbss9/VctLVVUj2ouiI/XMZsLnnfa/TUHuTjGRSVeXuiu16RuVgOg1IOonJQe5ZxQQYY6HEpRJ995EsJqqmuHzrjqyVJIYL1BUu8OUchHRQ==
  • Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=xZaaUP7bJ0/o9Za0ckp1zOfIwBUe0WmGVsuCkbmnQScCeVzoCiJb4wynPlbLd/LDCba4yeiPQkNA3Vl/Lh9m+UYFTHG+TfyvH/KY/TgPRrDpm/Yg9aKA/gkUEfxZKySrfnpThDnik2fAod+mKSzjd9GitKRTzsENJlApt4NN+7Aj82QYmeegqi7UpR6NaUu5hPRHnP9oaci6iLYCXB4Iad3c5H9EACt+VTtEwo/qOPoWhWBn1rHvAKLNkMogqLpXDHsMcEsDThVnNHU0Hmu9+cM2YIBjooUF7FOUCMhcPGMUSjy8kehC+a+Y83V4Q7SqB/8zssIV1zw9Q7khxkPR4g==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=EWv6nNRxYlWVNZ1Lc+z8te0hEQVKO45A0REpV5ZNcx+6zxfLEpwePb6O0GB14kOldaAuK8r48wT3p3nWn7gTGvkWfgyx8qkmRMpKJmQUcB7N+5XqUjNN5EOkYkpVc4yFGVeO0FNGZWuRT3I2xS28cPmPB67dbZ/yzoc9bb2qSbW07psA73B5ITNtFeXx6ZzJV/Qzm9k+3N4IpitdKozB3imfHEr2509KMMIXl4VkrllUAzK/Q5oNl4qxVX2NwUU32TKO2OoJCntM8fpa06EULPStFZKEbWOA4p5IOo62ooIuwS/NTiGakz7DDOr82T0EjG8zfWkixTHe7/LoeCuMmQ==
  • Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
  • Delivery-date: Tue, 03 Feb 2026 16:52:36 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Thread-index: AQHchGj7DB4SczePiEuTZHuufPnk+7VxUcYA
  • Thread-topic: [PATCH v5 1/5] arm/irq: Keep track of irq affinities

Hi Mykyta,

> On 13 Jan 2026, at 09:45, Mykyta Poturai <Mykyta_Poturai@xxxxxxxx> wrote:
> 
> Currently on Arm the desc->affinity mask of an irq is never updated,
> which makes it hard to know the actual affinity of an interrupt.
> 
> Fix this by updating the field in irq_set_affinity.

You are changing the generic irq_set_affinity which now requires
the irq descriptor to be locked.

This is good because it puts arm at an equivalent state than x86
one.

By doing a quick check there might be places where you
forgot to add the lock/unlock:

vgic/vgic.c line 826 (arch_move_irqs)
vgic/vgic-mmio-v2.c line 173 (vgic_mmio_write_target)

both of them take the irq lock but not the desc lock as far as i can see.

Cheers
Bertrand

> 
> Signed-off-by: Mykyta Poturai <mykyta_poturai@xxxxxxxx>
> 
> ---
> v4->v5:
> * add locking
> 
> v3->v4:
> * patch introduced
> ---
> xen/arch/arm/gic-vgic.c |  2 ++
> xen/arch/arm/irq.c      |  9 +++++++--
> xen/arch/arm/vgic.c     | 14 ++++++++++++--
> 3 files changed, 21 insertions(+), 4 deletions(-)
> 
> diff --git a/xen/arch/arm/gic-vgic.c b/xen/arch/arm/gic-vgic.c
> index ea48c5375a..5253caf002 100644
> --- a/xen/arch/arm/gic-vgic.c
> +++ b/xen/arch/arm/gic-vgic.c
> @@ -232,7 +232,9 @@ static void gic_update_one_lr(struct vcpu *v, int i)
>             if ( test_bit(GIC_IRQ_GUEST_MIGRATING, &p->status) )
>             {
>                 struct vcpu *v_target = vgic_get_target_vcpu(v, irq);
> +                spin_lock(&p->desc->lock);
>                 irq_set_affinity(p->desc, cpumask_of(v_target->processor));
> +                spin_unlock(&p->desc->lock);
>                 clear_bit(GIC_IRQ_GUEST_MIGRATING, &p->status);
>             }
>         }
> diff --git a/xen/arch/arm/irq.c b/xen/arch/arm/irq.c
> index 73e58a5108..7204bc2b68 100644
> --- a/xen/arch/arm/irq.c
> +++ b/xen/arch/arm/irq.c
> @@ -216,10 +216,15 @@ static inline struct domain *irq_get_domain(struct 
> irq_desc *desc)
>     return irq_get_guest_info(desc)->d;
> }
> 
> +/* Must be called with desc->lock held */
> void irq_set_affinity(struct irq_desc *desc, const cpumask_t *mask)
> {
> -    if ( desc != NULL )
> -        desc->handler->set_affinity(desc, mask);
> +    if ( desc == NULL )
> +        return;
> +
> +    ASSERT(spin_is_locked(&desc->lock));
> +    cpumask_copy(desc->affinity, mask);
> +    desc->handler->set_affinity(desc, mask);
> }
> 
> int request_irq(unsigned int irq, unsigned int irqflags,
> diff --git a/xen/arch/arm/vgic.c b/xen/arch/arm/vgic.c
> index 6647071ad4..c59f6873db 100644
> --- a/xen/arch/arm/vgic.c
> +++ b/xen/arch/arm/vgic.c
> @@ -445,7 +445,9 @@ bool vgic_migrate_irq(struct vcpu *old, struct vcpu *new, 
> unsigned int irq)
> 
>     if ( list_empty(&p->inflight) )
>     {
> +        spin_lock(&p->desc->lock);
>         irq_set_affinity(p->desc, cpumask_of(new->processor));
> +        spin_unlock(&p->desc->lock);
>         spin_unlock_irqrestore(&old->arch.vgic.lock, flags);
>         return true;
>     }
> @@ -453,7 +455,9 @@ bool vgic_migrate_irq(struct vcpu *old, struct vcpu *new, 
> unsigned int irq)
>     if ( !list_empty(&p->lr_queue) )
>     {
>         vgic_remove_irq_from_queues(old, p);
> +        spin_lock(&p->desc->lock);
>         irq_set_affinity(p->desc, cpumask_of(new->processor));
> +        spin_unlock(&p->desc->lock);
>         spin_unlock_irqrestore(&old->arch.vgic.lock, flags);
>         vgic_inject_irq(new->domain, new, irq, true);
>         return true;
> @@ -473,6 +477,7 @@ void arch_move_irqs(struct vcpu *v)
>     struct domain *d = v->domain;
>     struct pending_irq *p;
>     struct vcpu *v_target;
> +    unsigned long flags;
>     int i;
> 
>     /*
> @@ -494,7 +499,13 @@ void arch_move_irqs(struct vcpu *v)
>         p = irq_to_pending(v_target, virq);
> 
>         if ( v_target == v && !test_bit(GIC_IRQ_GUEST_MIGRATING, &p->status) )
> +        {
> +            if ( !p->desc )
> +                continue;
> +            spin_lock_irqsave(&p->desc->lock, flags);
>             irq_set_affinity(p->desc, cpu_mask);
> +            spin_unlock_irqrestore(&p->desc->lock, flags);
> +        }
>     }
> }
> 
> @@ -574,8 +585,8 @@ void vgic_enable_irqs(struct vcpu *v, uint32_t r, 
> unsigned int n)
>         spin_unlock_irqrestore(&v_target->arch.vgic.lock, flags);
>         if ( p->desc != NULL )
>         {
> -            irq_set_affinity(p->desc, cpumask_of(v_target->processor));
>             spin_lock_irqsave(&p->desc->lock, flags);
> +            irq_set_affinity(p->desc, cpumask_of(v_target->processor));
>             /*
>              * The irq cannot be a PPI, we only support delivery of SPIs
>              * to guests.
> @@ -944,4 +955,3 @@ void vgic_check_inflight_irqs_pending(struct vcpu *v, 
> unsigned int rank, uint32_
>  * indent-tabs-mode: nil
>  * End:
>  */
> -
> -- 
> 2.51.2




 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.