[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] vgic-v3: Ignore writes to GICD_ISACTIVER{nE}..GICD_ISACTIVER{nE}N
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Michal Orzel <michal.orzel@xxxxxxx>
- Date: Tue, 25 Nov 2025 13:03:07 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none (0)
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=7a76AHGZYSuUIqHiQo4GORXQ1f0RXxPTeh9W9edRD9M=; b=L1+cmdIkhjoIN5E34v3Xk2jN/dAYIvj77gJw8JSTf2109E5pKMeYWUn5SBfkAgGexvTrM0Dwe4IKlGqFZsWe4yY6ppeaJjtU67XFt1vUsPQaQuWDBqBeL7rHGyhVsOhYgrTzr7rX8NyxFIf4wBGc9Cm5YMzNFNbh5muPhjFtoQgPE8bdGvREWC1Z+LmcAIyji/SbQi/QCEfLkC/+iLO+6/ls3w9r1fxEXq8XPxHtxeWQ9N5jPY/u1es0z0xe6WgAzg4eBxO1F5SXtDFZiBMJmnkcNgMwjjYwX5d9QYBI6t6e9wsqW9o6GIMATReEq65Iup0FjLl/i7U+dfVr+pVhCw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=hzm3gMh7eVfCfFgU2tStHQ6+hr2cOpDgn3IQjhT1q6VV+Rl2zOUsC4TinwxvOt+simmuGGVLdA0Zni3D7mAWHZvwbZYkWMQH0xUPRJzAI/5n+/rpiWWF3zI6mPNALuDgaFsLHCI81qtoBDI53QLB3cIHlLSC7ApmU2O5phTVRa9IN79AxiwUBkFAN0V5gUN6xDX0J1Fj9c34XmbwSyNW1IsrLmKn2ZdRQrltBnV/BO6N3vl5+Cz6Nqu8qMqTO7MEeK6797tGaA6B3oH6DBN2KqlXHzroPJpsRCVACjHH5MWjd8vsIVmjq0OCkfO3/3zDzxHCiOUgNSTPz2Kd5XGBPg==
- Cc: Michal Orzel <michal.orzel@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Tue, 25 Nov 2025 12:03:32 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Similar to other registers like ICPENDR and ICACTIVER, ignore the writes
instead of injecting fault into the guest and thus crashing it. This was
already the case for extended registers prior to introducing GICV3_ESPI.
Signed-off-by: Michal Orzel <michal.orzel@xxxxxxx>
---
xen/arch/arm/vgic-v3.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/xen/arch/arm/vgic-v3.c b/xen/arch/arm/vgic-v3.c
index 8b1c8eef8024..33dfd13dccf1 100644
--- a/xen/arch/arm/vgic-v3.c
+++ b/xen/arch/arm/vgic-v3.c
@@ -887,7 +887,8 @@ static int __vgic_v3_distr_common_mmio_write(const char
*name, struct vcpu *v,
printk(XENLOG_G_ERR
"%pv: %s: unhandled word write %#"PRIregister" to
ISACTIVER%dE\n",
v, name, r, reg - GICD_ISACTIVERnE);
- return 0;
+
+ goto write_ignore;
case VRANGE32(GICD_ICACTIVER, GICD_ICACTIVERN):
case VRANGE32(GICD_ICACTIVERnE, GICD_ICACTIVERnEN):
--
2.43.0
|
