[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v3 5/6] arm/mpu: Define arm32 system registers
- To: Hari Limaye <hari.limaye@xxxxxxx>, Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
- From: Ayan Kumar Halder <ayankuma@xxxxxxx>
- Date: Mon, 16 Jun 2025 18:06:08 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=Qh4W5qI+YCSSzs+c8qrJvVQS+T+ygAHQ5/ZlpJFgCmA=; b=RJVz+bKizm+PWi87VAHa5vRLZeUo1XE3aJ93iG0SLgWx781EpqPJ9dx9HVSDSU5oWKxeqdG88R2r+kHjBYIIveAFIgBIihIxJV0jpj2Lhhs6rTpgGO21Vzp4B1iP4kvK0sAChIuAxrK2tg4BCtLOuI4xP+v7VmXbdYCj8IezBeDcGDAWGRrOf9/NiJEanXLSUKHhqbIHks8vtuixUNV60SGubtaiXDRQLcE4fMu9D8408xbS0V/aCc22Z4kq7JhMVFn6hjyn5HEEJZDo5qLail91SSrVzlmLl3/zi7Mb4Q8oJl0apGnsnqd5F/iISfcRxaVLnxT0s+KICHFKARR0YA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=rJd9OVQOeZDHdgCpaxH6Gmd81XHpYfO73V/Ug+ODDxApJG4+oWXK+fIYlnkhIjPzJtdZQ+COT8zzgzsXRHv/IBuFuS2hQ1ZWzPvoqiN1co1ZSAmy6TgcSJXGihauzyvjx3btBn8vJECJrklp7fPi6hHCTyTD9QzWa1KWyzWZoF7cWbG2irYuRkQl83TelWn8+ZTy93Ipere/iuQCVCbuWaq3IHmz+6dlbGeraBEH43H85Jk8qJ76lFAfhaE8YDaIkkEXwE6JBt7AKM3wXH21Oms2t+2ry2aGVaDBdSsi40uqarIKP2FdqZxT35pPUTU4E6amJCGewo6MditaZJzKBQ==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
- Cc: xen-devel@xxxxxxxxxxxxxxxxxxxx, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Mon, 16 Jun 2025 17:06:21 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 16/06/2025 11:38, Hari Limaye wrote:
Hi Ayan,
Hi Hari,
I checked the register definitions for HPR{B,L}AR<n> against the Arm
Architecture Reference Manual Supplement for the Armv8-R AArch32
architecture profile (ARM DDI 0568A.c), specifically sections E2.2.3 and
E2.2.6, and everything looks correct to me.
On Wed, Jun 11, 2025 at 03:35:43PM +0000, Ayan Kumar Halder wrote:
Fix the definition for HPRLAR.
Define the base/limit address registers to access the first 32 protection
regions.
Signed-off-by: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
---
Reviewed-by: Hari Limaye <hari.limaye@xxxxxxx>
Thanks and welcome to xen-devel. :)
- Ayan
|
