[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v4 03/10] vpci/header: Emulate extended capability list for dom0


  • To: Roger Pau Monné <roger.pau@xxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>
  • From: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
  • Date: Wed, 21 May 2025 06:08:08 +0000
  • Accept-language: en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=6WuRcDIk3zF5y1XhTwOra9wRMAmikeC5dlcFz4anZRU=; b=Vwun8jLhS7a441X0NEOb9E1PkD0TrigjUVlUgOoUjWVhU9PZB/R3TDuj6zoh0LnGhGW+LIvc8RQi0QSjeRhlIgFIE78ZzMFUr+dc6zEOvarKeHBav2zyBwOlctsXbX751FBFZv/eFc277M7y5rdZhkPo6EN3s7htV8S2mtRVC7y31V0ufkrZczgCJdFesDr+xjtFuuBIwslMDYON8PkZcXD9IetCv1Dg3BtZ4WV0jjLqbv6UDF9CZZn7LrLPA9E9DR/KfKzs9RbTNug22xp8R8RP/z3DTYyKJKwmyxRgayjGWEyoNIDRH0G1NWgmokrLYLDQXz055VV/9v9vpb156Q==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=j+ZN2O59wp83OaQLsIEVd9Rv1uaibBykjHuj5G8p2wdTEMZPFtshnAiTGdiTcNMQK32JxE6cfC6xUjJ9MHPdL9kTRiVlmg0BvsCCiqwaYf6xHB/f/cRCPvTpCLqW5aaNChm0y0f4XxdgDpomgYCpXMeGl0fzh02JmQUHXevZt+HoKyOM00omhIv3YIjWjHIzoPYDHKQZO4EQyW2z9EbE/l6p2WmrAdwZozUE9a2otQ4JOhkETzVqtfhAOBn0wtcK6OJYCAL3LsQZ8ikyYyW466Z7mte/XrHmsTyyLsd4yTsPK4SuNTXEq1BaUDtn9vdhbcEy5+BEjoFjLScZpMzSiA==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
  • Cc: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "Huang, Ray" <Ray.Huang@xxxxxxx>
  • Delivery-date: Wed, 21 May 2025 06:08:21 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHbwMGevTfR886wakahq6ntIeNmMrPYfnSAgAGVuQD//4B5gIAAiU8A///fQoCAAAM5gIADLxQA
  • Thread-topic: [PATCH v4 03/10] vpci/header: Emulate extended capability list for dom0

On 2025/5/19 21:21, Roger Pau Monné wrote:
> On Mon, May 19, 2025 at 03:10:17PM +0200, Jan Beulich wrote:
>> On 19.05.2025 09:13, Chen, Jiqian wrote:
>>> On 2025/5/19 14:56, Jan Beulich wrote:
>>>> On 19.05.2025 08:43, Chen, Jiqian wrote:
>>>>> On 2025/5/18 22:20, Jan Beulich wrote:
>>>>>> On 09.05.2025 11:05, Jiqian Chen wrote:
>>>>>>> @@ -827,6 +827,34 @@ static int vpci_init_capability_list(struct 
>>>>>>> pci_dev *pdev)
>>>>>>>                                                   
>>>>>>> PCI_STATUS_RSVDZ_MASK);
>>>>>>>  }
>>>>>>>  
>>>>>>> +static int vpci_init_ext_capability_list(struct pci_dev *pdev)
>>>>>>> +{
>>>>>>> +    unsigned int pos = PCI_CFG_SPACE_SIZE, ttl = 480;
>>>>>>
>>>>>> The ttl value exists (in the function you took it from) to make sure
>>>>>> the loop below eventually ends. That is, to be able to kind of
>>>>>> gracefully deal with loops in the linked list. Such loops, however,
>>>>>> would ...
>>>>>>
>>>>>>> +    if ( !is_hardware_domain(pdev->domain) )
>>>>>>> +        /* Extended capabilities read as zero, write ignore for guest 
>>>>>>> */
>>>>>>> +        return vpci_add_register(pdev->vpci, vpci_read_val, NULL,
>>>>>>> +                                 pos, 4, (void *)0);
>>>>>>> +
>>>>>>> +    while ( pos >= PCI_CFG_SPACE_SIZE && ttl-- )
>>>>>>> +    {
>>>>>>> +        uint32_t header = pci_conf_read32(pdev->sbdf, pos);
>>>>>>> +        int rc;
>>>>>>> +
>>>>>>> +        if ( !header )
>>>>>>> +            return 0;
>>>>>>> +
>>>>>>> +        rc = vpci_add_register(pdev->vpci, vpci_read_val, 
>>>>>>> vpci_hw_write32,
>>>>>>> +                               pos, 4, (void *)(uintptr_t)header);
>>>>>>
>>>>>> ... mean we may invoke this twice for the same capability. Such
>>>>>> a secondary invocation would fail with -EEXIST, causing device init
>>>>>> to fail altogether. Which is kind of against our aim of exposing
>>>>>> (in a controlled manner) as much of the PCI hardware as possible.
>>>>> May I know what situation that can make this twice for one capability 
>>>>> when initialization?
>>>>> Does hardware capability list have a cycle?
>>>>
>>>> Any of this is to work around flawed hardware, I suppose.
>>>>
>>>>>> Imo we ought to be using a bitmap to detect the situation earlier
>>>>>> and hence to be able to avoid redundant register addition. Thoughts?
>>>>> Can we just let it go forward and continue to add register for next 
>>>>> capability when rc == -EXIST, instead of returning error ?
>>>>
>>>> Possible, but feels wrong.
>>> How about when EXIST, setting the next bits of previous extended capability 
>>> to be zero and return 0? Then we break the cycle.
>>
>> Hmm. Again an option, yet again I'm not certain. But that's perhaps just
>> me, and Roger may be fine with it. IOW we might as well start out this way,
>> and adjust if (ever) an issue with a real device is found.
> 
> Returning -EEXIST might be fine, but at that point there's no further
> capability to process.  There's a loop in the linked capability list,
> and we should just exit.  There needs to be a warning in this case,
> and since this is for the hardware domain only it shouldn't be fatal.
> 
If I understand correctly, I need to add below in next version?

         rc = vpci_add_register(pdev->vpci, vpci_read_val, vpci_hw_write32,
                                pos, 4, (void *)(uintptr_t)header);
+
+        if ( rc == -EEXIST )
+        {
+            printk(XENLOG_WARNING
+                   "%pd %pp: there is a loop in the linked capability list\n",
+                   pdev->domain, &pdev->sbdf);
+            return 0;
+        }
+
         if ( rc )
             return rc;

> If it was for domUs we would possibly need to discuss whether
> assigning the device should fail if a capability linked list loop is
> found.
> 
> Thanks, Roger.

-- 
Best regards,
Jiqian Chen.

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.