[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Xen Armv8-R booting protocol


  • To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Luca Fancellu <Luca.Fancellu@xxxxxxx>
  • Date: Tue, 15 Apr 2025 12:10:24 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 4.158.2.129) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
  • Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=maXQIFrepbcnWNUy7X+0V7vl3j2FxLUceEItRnrI7XM=; b=V+Un2fz45151rA58QIGmId5Gu44q4yDBFBRsA60OWuM75wFje4S/fpI05A9RiADOQwhs4eDN+nHeVDRKroh7+IdyafCtu6VV7QlwHXRJ7TOuqD+EZv24Rk0m72423kXub9DZeoW5Zrjb8GaQMu6Ac10Z1wvRHeubwu0ox2+/Z3TUwzV1FLTxQl8wGeRjpiYB5mk8dMcYNlAmh+vKCBFIT1ShStKasH5ZLzWJG0F3cT+t9y//DpyzYozURxC0ndlTPl8nL6tau7CxXQ85jofnzU+XZ+w6fA57TURR5oWLeSxXdU+lraawickrplxin4fTWIXN+bJ5hmmCfxFemaORlg==
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=maXQIFrepbcnWNUy7X+0V7vl3j2FxLUceEItRnrI7XM=; b=lDzNhojcN/7X0pWnlM4VEiQ3I4bMM66eUng6XE1WCQL771G7Cjk7GzwxzqkWgEQ0nJJn7bb51BeuFH0icJU0rfRfkotKWeJb4shligxtEOIQqU8l+iPljsGgQAtRWZwUtr1cRstATGSE8YQL4v/tnzZLROAqXKI6yH06HzHKkUXLQZZUN9XzRV/L5u1DEujZ8U/rdZXPKFQhIEbc/ByhShozWV1i6K5ZmgL2fz6/shOPaVdrMI6YTjZv93XcrB1q4gi8gMDSOPjeyO6Mjij9URLRKtukW+KvsZrJDQP4d/PWJ7hlqaRL6sEUZs1OF5k4M8sl6b6vMnSB+bkHVioosg==
  • Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=D9e2QfON9UXIX0HbYOSGa7JSN9I+OlCsTVfGp4coUvfGOxTNpmFjWOvpNqa2V2SXNv1MgJ0fDTkpdFPzeLKPW2Eh6Fb031kHkSQtlikDDCFxDGVZAgbXyDVRPxPrcBmQf5AlfUzCSbzEmetDEr/KSR2xxaFdde++bWBuwPtQUdHxne1uRt3nizYQJH2BCXbWgDJt5+5TmmQ2ha4qqeKRXtQG1tBqMzlFxSIL4KFFGZN5P/Sr7AXRoTJzIrxzhoT2wjj1ErFdbusbOQK0F88Z+IlwxkBxSSuYhMk+2vMFzorYKndYjvDVxLKJnfbG+qJLZ74wNAcYST21bV4Ej23k1A==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=MjDPlLh+uT7PtY9Ux+sp1GjnpgC1+mUXl2RVQsqVvgCkOxIDqqnE26DJe21O3SalVoVSO9xtNRZLVhaawZkNakjmDzUZuZiQsnSSO2FkaHYnhbwaOPiPpq7Npa1jQt4kToUFn9jkwnL7Y6lUiKTgY56DtXJ+nAD1X8VqbDOhLjW83ju8JykXRv0nYWm4Fr+wPJBGEtCk6E8Ic3Q2vc8FsaVM0cRL18NIodC5ZnLqaJHtzSZsdOme6Dg03azQn7oomXkPVwi8i+h0j1G92qsB3kiQpjky/IFUnWkd0A5LtTvMFfutBLIvwrknwKnRhYppL7jtPGcMwJ+lbbR111P4ew==
  • Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
  • Cc: Stefano Stabellini <sstabellini@xxxxxxxxxx>, Bertrand Marquis <Bertrand.Marquis@xxxxxxx>, Julien Grall <julien@xxxxxxx>, "Orzel, Michal" <michal.orzel@xxxxxxx>, Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
  • Delivery-date: Tue, 15 Apr 2025 12:11:12 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Nodisclaimer: true
  • Thread-index: AQHbrf9e2Q3ZtL+0AUaAx8EjnSV7Wg==
  • Thread-topic: Xen Armv8-R booting protocol

Hi all,

I’ve started this thread to talk about a possible Xen booting protocol when 
running on Armv8-R,
currently Xen uses the Linux boot protocol and some other requirements stated 
in docs/misc/arm/booting.txt.

Unfortunately we don’t have anything already available for Armv8-R, the only 
implementation of a bootloader
is the boot-wrapper-aarch64 which keeps the MPU off, I/D cache off.

So my proposal is to add additional requirements in our 
docs/misc/arm/booting.txt for the case where Xen is
started on Armv8-R, under "Firmware/bootloader requirements”.

diff --git a/docs/misc/arm/booting.txt b/docs/misc/arm/booting.txt
index 21ae74837dcc..39f029153e38 100644
--- a/docs/misc/arm/booting.txt
+++ b/docs/misc/arm/booting.txt
@@ -62,6 +62,14 @@ Xen relies on some settings the firmware has to configure in 
EL3 before starting
 
 * The bit SCR_EL3.HCE (resp. SCR.HCE for 32-bit ARM) must be set to 1.
 
+When Xen runs on Armv8-R, the highest exception level is EL2 and the only
+available mode is secure, hence the above requirements needs to be adjusted to
+this case:
+
+* Xen must be entered in S EL2 mode.
+
+* Xen must be entered with MPU off and data cache disabled (SCTLR_EL2.M bit and
+  SCTLR_EL2.C set to 0).
 
 [1] linux/Documentation/arm/booting.rst
 Latest version: 
http://git.kernel.org/cgit/linux/kernel/git/torvalds/linux.git/tree/Documentation/arch/arm/booting.rst

Please let me know your thoughts.

Cheers,
Luca


 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.