[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v2 3/7] xen/arm: Introduce frame_table and virt_to_page
- To: "Orzel, Michal" <michal.orzel@xxxxxxx>
- From: Luca Fancellu <Luca.Fancellu@xxxxxxx>
- Date: Mon, 17 Mar 2025 09:53:07 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=61r5a1Ppci2hOBDY25I0/2BHDvS6dUYVtFLGHs1zbFQ=; b=db4q7JLyP/b798OtFci2ZI1BoftDomdfix1pOR9chkNGBB9OEo8XsJ6RAk07aEgMK1Ao2Gj0maJKL2BLtbpUdN3+iPFrvIkC/YJeW9WwlFUg9XJguJLps1ZkugnBDAcaP3HEiGKEkp7Zf2gUWDKB5+7LSMNxbYevLY6Rgx5Y6up+pW8UIJo/HFjcMCv1AedS5XitJuDbth39OkpCyLQpLTSHmp+ZG3RmMtCh8B1gvAhAHDZTFioYhmMX9aY9dNDUgDfJaGuPiR39Cc4EYy88b8BRRNesFJ3ar2OmIdkkzUbfAb2oerkLaBSCdngTikXWUJPfIwUFlPLJ6/hc6rj74A==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=61r5a1Ppci2hOBDY25I0/2BHDvS6dUYVtFLGHs1zbFQ=; b=j0uTynQFwN1v49Otr5FhrQtbqpwjJaqcmd2J+TtotPSf+NHHq43Sa98t/in2SsyBQJPo7CjLspxguZqCY2i+AZd1vJg9KPaao1A4UtHEl6GsVS9vizIYOlzAyjTf/63C9FbNXd4BS5enFbIkbrXCSF4Kmrp+3NuvpkAaoEnFy8U0LYXPt9G74yQcBoW5As0jG/Pr0hzIIfAhSFV/5ODDcCTsfpYUQKXQx4JecRICXJ+59ME2lHaCLnu96Je7qa51prk4hxk6urkCe61A+zUKUS0suQIIuMALzcsXGRncgrOUBn6gBW8ayN3csgDNlplTZf2p82iBv05aFKWZ14nEOA==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=eegYrTQSNjL5O6bkyl7bd+kPGQeCQDYVMexY1PgJxvAuRrAFhwr0givjwdhWSpsbDD1MYdNykER4XJVGi7JryBJITFpUBJUUDiC2XEG1bQ+mWF2W/Y+YNlSYiVnZGGH4heVgIJrVCifWsQUr+ulqrygK7irb30XZF9iCcqrgsPrXABMgBIIUiGxeuSUdcvE30JbUQ/R/0BP0k5x35UEBO6dGcsnSdlym68wRGFHUyHxhtcar5U0IzpxtBtytgirrjPWWZNTGJcdEg4nCSR4sumHCsj9IK94dGE8uDccF1GZ0sURX/KLIiCnb//xGL8TFkVrwCbzQrcxVvh+ZUeWGFg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=heKXLX1s17uT55CR7SuZPWKx0cvAWFDE3nJV7TjpkXvsOMUVVyhNICmzmHAeA6ywjoWm7X39FPUCrcjEBRKTJSiUELGHYBPlI1ex1/2e5cBC5RiJotlvSHhpnzPlk0Y9kyPIhRvclBU0kQrRiR2WepTHe/G/OSAm8I73e0EVePcxx3EylVrVwLRw/vHg90a6C01xMlwHr4jdcLRnFIkuXCfJ0QN42FUwRp5G2+P7q2z31YUReTt+WTjgXemNkEx/zNw941APYEwHLFM0kLIcK/Ly/pYgDFAg0Ibi5lhx4pU0yCYz1leVj6PC9b5LPndacfMb6HPXyM5TXCDlqlthLQ==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <Bertrand.Marquis@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>
- Delivery-date: Mon, 17 Mar 2025 09:53:36 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHblqk5MPCSPLAoTkeN9izbg86F2bN3ENyAgAABDgCAAATxgIAAAHIA
- Thread-topic: [PATCH v2 3/7] xen/arm: Introduce frame_table and virt_to_page
> On 17 Mar 2025, at 09:51, Orzel, Michal <michal.orzel@xxxxxxx> wrote:
>
>
>
> On 17/03/2025 10:33, Luca Fancellu wrote:
>>
>>
>> Hi Michal,
>>
>>> On 17 Mar 2025, at 09:29, Orzel, Michal <michal.orzel@xxxxxxx> wrote:
>>>
>>>
>>>
>>> On 16/03/2025 20:24, Luca Fancellu wrote:
>>>>
>>>>
>>>> Introduce frame_table in order to provide the implementation of
>>>> virt_to_page for MPU system, move the MMU variant in mmu/mm.h.
>>>>
>>>> Introduce FRAMETABLE_NR that is required for 'pdx_group_valid' in
>>>> pdx.c, but leave the initialisation of the frame table to a later
>>>> stage.
>>>> Define FRAMETABLE_SIZE for MPU to support up to 1TB of ram, as the
>>>> only current implementation of armv8-r aarch64, which is cortex R82,
>>>> can address up to that memory.
>>> When mentioning support statements like this one, it'd be beneficial to
>>> provide
>>> a reference to a doc of some sort.
>>
>> So the only reference I have is this:
>> https://developer.arm.com/Processors/Cortex-R82
>>
>> but I would not be confident to use the link in the commit message as it
>> could go stale
>> very quickly. So I’m not sure about what I can do more.
> Well, not really. Max physical memory is advertised via ID_AA64MMFR0_EL1. I
> found some old R82 technical manual (you can surely find the latest one and
> provide reference to it - not the web page) and indeed it mentions PARange as
> 0b0010 which is 40bit which is 1TB. With the R82 being the only CPU model
> implementing ARMv8R-AArch64, that's solid information.
Right, I forgot about it, thanks for pointing that out, I’ll add a reference
about it
Cheers,
Luca
|
