[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH] x86/IDT: Fix IDT generation for INT $0x80
- To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- From: Luca Fancellu <Luca.Fancellu@xxxxxxx>
- Date: Tue, 11 Mar 2025 22:16:51 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=2; mx.microsoft.com 1; spf=pass (sender ip is 63.35.35.123) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=pass (p=none sp=none pct=100) action=none header.from=arm.com; dkim=pass (signature was verified) header.d=arm.com; arc=pass (0 oda=1 ltdi=1 spf=[1,1,smtp.mailfrom=arm.com] dkim=[1,1,header.d=arm.com] dmarc=[1,1,header.from=arm.com])
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/n23ikcJuIIN6XWtWA+dMZseR61xTCjqPd4Es8OcOlg=; b=x5t5ZC1wex2y/7Umg9mOE8TqlG/nmcR6MdeU0PXqUvQs4KaVebXzwfaitmd5Dc0fH/7/6j+NkgCHiUJ2I8tgLdjg600BzdLLTF9fdYueFowzYWX01vYiuTr0IdwCFk+4WnCh3DfqwD6UJVnDvAwZp39B7BU/DdjwX2urC2BYd++AM1/PEC4gaMa+azy27auTqvJn1eG8YHug4rqcEm+YsuzLlAn/J9+GNRDAAdfVvsV5g9i5o/qp38AXAXyCrhZJgJR5oyP/AqQTvQXEcoTWvY2ZC1pZaxi+WMNbK7LKa5/GkX0+gGBvMoarvvv0QmhOKdLD3l7SEVn40XTeAAQe7w==
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=/n23ikcJuIIN6XWtWA+dMZseR61xTCjqPd4Es8OcOlg=; b=aKIx1vP93+oPqZCE0z8FHM1zJNb4FZzgxe2WRIY7M3/qQRqKaEIaADidoCmcJnHSJ2HducT+jUfMAlKiAAOalTzv8fhD7NTDsHBT3rhfJvcoR5S6xhE94SuIK3eTWidkOph/+sT3zSqyLTJ1ckry28eHQ2X7XajDVz2V/Wq1Fy6Jgd4KHpydqHA7OLiMgIZs7sE+k+KFzFuZaT2pdlRmyxwV3qZ/hhBftRDnFIh7e9/JWhl22Bhb9qwj4RRVGTVrs4sD0x0+tJpfDBhtAqONNd8in62SSgmPhHXiXtkyzigIRvb3y9zSYDY1uZ+D/4i2Cr8DMO8XjicDwLNpe377zg==
- Arc-seal: i=2; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=pass; b=i8QcXMU2GsZDtK2poDGWghU3yoJIyG6lX5/K2D6TZGoWXHPuHG8qBpvVHJ7ozhjVMuZ3gNlzuGI/4CjApjUIgKWbL/JAYXw6GBbND6pzENLqMKnbUgcnGncUGGfrnTN+1/AbdRLJILBnAe8Brq5AyFK+b0PloT7A4veY7iHACpOsNyJsd+MJoL7AJurAyIBv+pf9xetAZLV4cHNObCNZNTQ2y8D69Cj/Er7dT/hYIdvQFUNMRy1ZPt4VZjbN3SgMiqJsCaPW7vsA/WISHKRyMCaEiRBr5BbRvq8hB6JRxnWOhXgUC+cONtxHlM1t65copNCMd4LbLOdOF1zVeHk0Vw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=jNIMhEqrymVNFq0Vh/Lp67d4gvU8l4D16jP6fZkqy5Z673b0Y7/7O2qKiSTruJxLizrXBKldjBXdvm13BglExsr5cHU1SKppbDlzAbi3d2LSqtFO0p3txbEnTimt2Hcunf1T3qxDGhN4OvkGTDQ//1uQBhBl90BUj/cChJsOD6agodErY3qu239kJAzlfbgAxvMy2ZkSxQzhtCX9dHYeHB0+B3FtZ9T0PXyU307VhHKxFt2FKspTvgXaoyXrzleA0GLDD28+XeveaenCP5IPPOrdbXjFJLXYJzcZHie+MPcH8kR50p17wPZzdFVUt1orTdcurRNAGdv7Qc6Z185i1Q==
- Authentication-results-original: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Cc: Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Jan Beulich <JBeulich@xxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Tue, 11 Mar 2025 22:17:15 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=arm.com;
- Thread-index: AQHbkswH4SMPnoeIB0qA1i1YYjL24bNugNeA
- Thread-topic: [PATCH] x86/IDT: Fix IDT generation for INT $0x80
Hi Andrew,
> On 11 Mar 2025, at 21:22, Andrew Cooper <andrew.cooper3@xxxxxxxxxx> wrote:
>
> When PV is enabled, entry_int80 needs to be DPL3, not DPL0.
>
> This causes the XSA-259 PoC to fail with:
>
> --- Xen Test Framework ---
> Environment: PV 64bit (Long mode 4 levels)
> XSA-259 PoC
> Error: Unexpected fault 0x800d0802, #GP[IDT[256]]
> Test result: ERROR
>
> (Clearly I have a bug in XTF's rendering of the error code too.)
>
> Reported-by: Luca Fancellu <luca.fancellu@xxxxxxx>
> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
I’ve runned XTF on this one and I confirm it solves the issue:
Tested-by: Luca Fancellu <luca.fancellu@xxxxxxx>
|
