[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 2/2] x86: Add Support for Paging-Write Feature
- To: Petr Beneš <w1benny@xxxxxxxxx>
- From: Tamas K Lengyel <tamas@xxxxxxxxxxxxx>
- Date: Thu, 19 Dec 2024 20:12:32 -0500
- Arc-authentication-results: i=1; mx.zohomail.com; dkim=pass header.i=tklengyel.com; spf=pass smtp.mailfrom=tamas@xxxxxxxxxxxxx; dmarc=pass header.from=<tamas@xxxxxxxxxxxxx>
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=zohomail.com; s=zohoarc; t=1734657192; h=Content-Type:Cc:Cc:Date:Date:From:From:In-Reply-To:MIME-Version:Message-ID:References:Subject:Subject:To:To:Message-Id:Reply-To; bh=BDy45s2GE6WB60raklLil7NEQFGJcGEiXJs7NnWN944=; b=gI/VUpAnqpfGxMny2hTKauYPNDa3xzkJ2SLFmOXasNIYaom2g5CMiuadRhKCIoiuPRB+Zbo6m5Pwv0Qv8cV8kXSULJFpBsljCh6wlsarosebHBBHRX3mrav6sOQTKjiPPml5vvAdw3lhfoChkh+WQIImjujpiRmoIZteTYvEAeM=
- Arc-seal: i=1; a=rsa-sha256; t=1734657192; cv=none; d=zohomail.com; s=zohoarc; b=YKvlKlLA/OsXWuewv+PPH8Xt1abTzeMxZ+WX/ZAFgUUbisLi+oRzMp1WS8jrmmKEuHrTgoeLekO0cyHSz19vmTqOEF1Da7BjtCbTv4G9cfpWkQeWVe4c1m+RBViQ5pGCyYcUHA+wi1gacxTV8nyRbstAytW6la/S1mx9MLWwDWc=
- Cc: xen-devel@xxxxxxxxxxxxxxxxxxxx, Alexandru Isaila <aisaila@xxxxxxxxxxxxxxx>, Petre Pircalabu <ppircalabu@xxxxxxxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Michal Orzel <michal.orzel@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Jan Beulich <jbeulich@xxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Fri, 20 Dec 2024 01:13:19 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
> > diff --git a/xen/arch/x86/mm/p2m-ept.c b/xen/arch/x86/mm/p2m-ept.c
> > index 21728397f9..5ad78ae4b5 100644
> > --- a/xen/arch/x86/mm/p2m-ept.c
> > +++ b/xen/arch/x86/mm/p2m-ept.c
> > @@ -176,6 +176,10 @@ static void ept_p2m_type_to_flags(const struct
> > p2m_domain *p2m,
> > break;
> > case p2m_access_rwx:
> > break;
> > + case p2m_access_r_pw:
> > + entry->w = entry->x = 0;
> > + entry->pw = !!cpu_has_vmx_ept_paging_write;
>
> I don't see ept_entry_t having a pw field. What's the deal there?
Never mind, I see it in the 1/2 patch, for some reason my mail client
bundled 2/2 under the cover email so I read the patches out-of-order.
Acked-by: Tamas K Lengyel <tamas@xxxxxxxxxxxxx>
|