[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [XEN PATCH v1 1/2] x86/intel: optional build of intel.c


  • To: Alejandro Vallejo <alejandro.vallejo@xxxxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxxx
  • From: Sergiy Kibrik <sergiy_kibrik@xxxxxxxx>
  • Date: Mon, 12 Aug 2024 12:40:36 +0300
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=epam.com; dmarc=pass action=none header.from=epam.com; dkim=pass header.d=epam.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector10001; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=3J60Lu1Ko24Yt7SDG8qCQTrTfShpIfy43x/+MRA2PSU=; b=o9NnS9j+FZ9+4Z17giZi4aWnTkl+hWVzoA4xrjhUWsrCFBVZEl+ITV1bHQxyKWquwujNfAVBQV2wQtzb/wWIoAVnhwazLV65/aRq3eVGzEFdYJjG5v9zADidpsMPndDynnkf4zcNpHi1HVQwImUTX9PDgoirPUINP2LtJHPN1GUYxOPfohe72bmsmcU9Ywzp5ofbiUNKY224s9P97qbmU62bJ3eNvhgEPNtknuF1B0EBREzVp69o7WRQp9UsczwYD4YXfwrANf8qn0tLtm2boAKmetyBuIK5MsAMkWIqIKhKU0X0+3LLwBcvA6ULceiQ5PXTOybkjNQGl9IOc9Hm9A==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none; b=HIwgFOp1Nr9r9RmolOV4HBi29hRuyNG6/0czDrmM98gPT0QY9ff6S0DJI4P1LvMUpk6Sl8mYjucCZqmksXdaqFS81tgVsqF5vE41/DdkryfSYrgnS34no0mE8/UBTiCorpTHrn+GVx55ZJkr0SOGGsOjQmxdsDjw9fhJ+hTYJwAl3zcdaUPu5J3iFT89lN1GhUIUjQ11KAq4i6kYqZD41m7wXN2RielDqOtZSzCnIq3Q+MUXMs8AY/kbbvxr/+UYzwYr8fBBJwVX15tbCzNXe7ga+ZyepybI5qoX0Po+fvfxAgEhfOF1W/Ph8oFlSFOVigkNtiLdBjkgiG5294CeKw==
  • Cc: Jan Beulich <jbeulich@xxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>
  • Delivery-date: Mon, 12 Aug 2024 09:41:23 +0000
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

09.08.24 13:36, Alejandro Vallejo:
On Fri Aug 9, 2024 at 11:09 AM BST, Sergiy Kibrik wrote:
With specific config option INTEL in place and most of the code that depends
on intel.c now can be optionally enabled/disabled it's now possible to put
the whole intel.c under INTEL option as well. This will allow for a Xen build
without Intel CPU support.

Signed-off-by: Sergiy Kibrik <Sergiy_Kibrik@xxxxxxxx>
---
  xen/arch/x86/cpu/Makefile            | 6 +++---
  xen/arch/x86/cpu/common.c            | 4 +++-
  xen/arch/x86/include/asm/processor.h | 7 ++++---
  3 files changed, 10 insertions(+), 7 deletions(-)

diff --git a/xen/arch/x86/cpu/Makefile b/xen/arch/x86/cpu/Makefile
index eafce5f204..020c86bda3 100644
--- a/xen/arch/x86/cpu/Makefile
+++ b/xen/arch/x86/cpu/Makefile
@@ -6,10 +6,10 @@ obj-y += amd.o
  obj-y += centaur.o
  obj-y += common.o
  obj-y += hygon.o
-obj-y += intel.o
-obj-y += intel_cacheinfo.o
+obj-$(CONFIG_INTEL) += intel.o
+obj-$(CONFIG_INTEL) += intel_cacheinfo.o
  obj-y += mwait-idle.o
-obj-y += shanghai.o
+obj-$(CONFIG_INTEL) += shanghai.o

Why pick this one too? It's based on VIA IP, aiui.

shanghai.c and intel.c both use init_intel_cacheinfo() routine, so there's build dependency on Intel code.

  -Sergiy



 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.