[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [RFC XEN PATCH v8 5/5] domctl: Add XEN_DOMCTL_gsi_permission to grant gsi
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
- Date: Wed, 5 Jun 2024 07:04:25 +0000
- Accept-language: en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass header.d=amd.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=fu7b7tl2h7dyysQNC99E+j+9mSwNg2MYy7Xk6wiuH6s=; b=UuwICIp/tBjapc/TEU0KOgbWpevgKXqOMc77MKUjyzVvCRBRgHOJcs37JstgapzUenq2ZZvIR4MeBgCJ/c6dxxptQshZUwgUSNqbQbKTNaXvmqeePO6L+kqyc/Onh/2Q18czWCYo2wUV0WOHboNKBolncCLQxL8FcvYZY36vBhdZ5CYSHCENh/5lXQsS+UcYhMMfmXbdWC0M3dglYA2jwlvCVkBc7B9gx0la9W6upI0sXnOTeTrgGtKt3NTbw5Y2ayMnDBVInC4DYx2VIg32w3bVaTxBjPhdI5T8hXTmucNlnDBPcufY9lEkBT/H8yJNziJd7sSRocGQyFszQOpXLA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=iBkbzcXTfZcd+DpZYEbMK/1sWFISfZx2twejFsOefMmrDwtN2EAqiZZUgp9jA+BAySf/AmbF5b32n1tAL5778JuEi8Yu71+EJn//yG7yt9tyPPDTV84mCH60YKGxiNxPbFJrSvRY7Z3Ngvkrq2m1Kc1bh8j0hVS8tAs8AxsxS4lwyp9vbStKSFxlXQQR+mo496cqBZnLYmEnDVhCD6jKLI+aybcc8tmamp8wvf6oGPNpLxaxUy36UwHY4lwm8J5es2+eedfor4J47VkFmA3P3gnv14D9/7ZDXorVtOx6EaUhC9wqh1r6rxJWFyMYjzIPIwFibjk2uyjAE2cEn7wwlg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=amd.com;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Anthony PERARD <anthony@xxxxxxxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, "Hildebrand, Stewart" <Stewart.Hildebrand@xxxxxxx>, "Huang, Ray" <Ray.Huang@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>, "Daniel P . Smith" <dpsmith@xxxxxxxxxxxxxxxxxxxx>, "Chen, Jiqian" <Jiqian.Chen@xxxxxxx>
- Delivery-date: Wed, 05 Jun 2024 07:04:48 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHap3bgiER4vYjwvk2+R5oTa8V63LGZ5EYAgAHVa4D//4e1AIAAis+A//+FmgCAEsTugP//viAAABEhvwD//4GYgIAAoyuA//+0FICAAgSCAP//yCWAgAeLLwD//6n2gAAQ1XyAABA5GQAADz4pgAAu2vkAAEmxvAAAkQD4gAD05PGA
- Thread-topic: [RFC XEN PATCH v8 5/5] domctl: Add XEN_DOMCTL_gsi_permission to grant gsi
On 2024/6/5 01:17, Jan Beulich wrote:
> On 04.06.2024 10:18, Chen, Jiqian wrote:
>> I tried to get more debug information from my environment. And I attach them
>> here, maybe you can find some problems.
>> acpi_parse_madt_ioapic_entries
>> acpi_table_parse_madt(ACPI_MADT_TYPE_INTERRUPT_OVERRIDE,
>> acpi_parse_int_src_ovr, MAX_IRQ_SOURCES);
>> acpi_parse_int_src_ovr
>> mp_override_legacy_irq
>> only process two entries, irq 0 gsi 2 and irq 9
>> gsi 9
>> There are only two entries whose type is ACPI_MADT_TYPE_INTERRUPT_OVERRIDE
>> in MADT table. Is it normal?
>
> Yes, that's what you'd typically see (or just one such entry).
Ok, let me conclude that acpi_parse_int_src_ovr get two entries from MADT table
and add them into mp_irqs. They are [irq, gsi][0, 2] and [irq, gsi][9, 9].
Then in the following function mp_config_acpi_legacy_irqs initializes the 1:1
mapping of irq and gsi [0~15 except 2 and 9], and add them into mp_irqs.
But for high GSIs(>= 16), no mapping processing.
Right?
Is it that the Xen hypervisor lacks some handling of high GSIs?
For now, if hypervisor gets a high GSIs, it can't be transformed to irq,
because there is no mapping between them.
>
> Jan
--
Best regards,
Jiqian Chen.
|
