[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[XEN v3 9/9] xen/arm: p2m: Enable support for 32bit IPA
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
- Date: Wed, 8 Feb 2023 12:05:29 +0000
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=0LXD4lI8ekDQUSE6zCy/ebroVeYXJn+F4RC8ggf+pIc=; b=Lj11pQd7lgsj9ngTwgMVlWmPia7xcbBzN6WbkQ7yDOWNCUMAu0074oasZSYhEiICH1DYfpYVdEQ6y3k8X1GE3a/I6xlCIOTNdsyj0vG2Wv6sIZv+qU1BU7mclQLJc7EUYbxisWEZks0oZbGO64JhNM9hY8kWrD6eygyO8NLSnc1yzVn6KyKvNLgryEfpp/7o6gjfJ3HpgOEkde7lj6JPd8ax329q8gEMPQJ66UwYFFMZI/8WjWviSW+HIKCu9zHpli2onD+yjVfpB9TMiFe+2JpfunbX8lZJLD0fgiX2JOmf52Piwmew2Nl0qF1jYnwg2MChognj0DcMiVBnR4cfoA==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=eGEv6hVeXIIaSDJ7ZI7lRscV9T7gAOwT3N6VlGYQr2TqzIMmPek2KTPGN7zwzVgYCqDV1QsVpyKWlqC4t37dFSt6hsLVZmFb8Id5ILTQCcy/WuTmw0YfuRq96Vti0XoMjtn4yzZVC6sKKiG2VO7uyW3rZblTEbmEdsRSPcaDIRbWMuY/NGm8DcTGZn9KCJh6lEgwW3GT71hnO0FDN5ynBlVnU/NAnfcU+ivlGPRJkdYJ/+o0mKo2faOd5jd8BsPSZg7cRDxEY800AbzlYh1IUkPW8asBl3d0bUFvKjZoVztmfBYwK/C4XYF5hWqDnxnEaif4RbSi0FmQRiydJ2effg==
- Cc: <sstabellini@xxxxxxxxxx>, <stefano.stabellini@xxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, <andrew.cooper3@xxxxxxxxxx>, <george.dunlap@xxxxxxxxxx>, <jbeulich@xxxxxxxx>, <wl@xxxxxxx>, <rahul.singh@xxxxxxx>, Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
- Delivery-date: Wed, 08 Feb 2023 12:06:32 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
VTCR.T0SZ should be set as 0x20 to support 32bit IPA.
Refer ARM DDI 0487I.a ID081822, G8-9824, G8.2.171, VTCR,
"Virtualization Translation Control Register" for the bit descriptions.
Signed-off-by: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
Acked-by: Stefano Stabellini <sstabellini@xxxxxxxxxx>
---
Changes from -
v1 - New patch.
v2 - 1. Added Ack.
xen/arch/arm/p2m.c | 10 +++++++---
1 file changed, 7 insertions(+), 3 deletions(-)
diff --git a/xen/arch/arm/p2m.c b/xen/arch/arm/p2m.c
index 948f199d84..cfdea55e71 100644
--- a/xen/arch/arm/p2m.c
+++ b/xen/arch/arm/p2m.c
@@ -2266,13 +2266,17 @@ void __init setup_virt_paging(void)
register_t val = VTCR_RES1|VTCR_SH0_IS|VTCR_ORGN0_WBWA|VTCR_IRGN0_WBWA;
#ifdef CONFIG_ARM_32
- if ( p2m_ipa_bits < 40 )
+ if ( p2m_ipa_bits < PADDR_BITS )
panic("P2M: Not able to support %u-bit IPA at the moment\n",
p2m_ipa_bits);
- printk("P2M: 40-bit IPA\n");
- p2m_ipa_bits = 40;
+ printk("P2M: %u-bit IPA\n",PADDR_BITS);
+ p2m_ipa_bits = PADDR_BITS;
+#ifdef CONFIG_ARM_PA_32
+ val |= VTCR_T0SZ(0x20); /* 32 bit IPA */
+#else
val |= VTCR_T0SZ(0x18); /* 40 bit IPA */
+#endif
val |= VTCR_SL0(0x1); /* P2M starts at first level */
#else /* CONFIG_ARM_64 */
static const struct {
--
2.17.1
|
