[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 4/4] GPL License Boilerplate: Switch from HTTP to HTTPS
- To: Demi Marie Obenour <demi@xxxxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Wed, 8 Feb 2023 08:40:50 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=vMHdsj1dxM24biHuwFUsHVtaHLX5hyeS4TF1uR4NEk4=; b=k70qq6L1DL2BbmeNFNzGjzNuxnUJjMidDoQ6g7b95GZQ8aqIobfhSUZx0kM0PmXvihH9qjDnE7x+coaC7ZAWdGFjfrXmZdQWLP03BXxI4yOhxifUSBCybrIFzZ1Xhs4rXuZdmqHII1v7qee89yuUCGW34VtXrwElPM2t4lx8mWVrg76tTXSLYnORRI9ExBqDVjdEYAgJ6PhtavqM1kMxJezYyTh2TJkFbMmzPujXpWzayELYV7Vrzpz/q7JRAStuUjYXsdgAe7vLd3T31jbD4jNbLIQgglwdkQIlycr41aBo+LknMRLxttt+WSH3J2POg0Pi3xRMaVpeJTcRS5/3jw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=LbBL+otwZm0mm3IfwZp0KVwGoF5lyOSwgFrOoqvFZPqVFjLGrfERGMi/wC7GPa65w56qw48q/ZoB4EXZlduiMiDWI/EWNWzyDtYv5w/1WYqJQQNZKWMBpu71Ngj5Un8OYJBbacubgP1y0yVs+wVBXS+03i/Cb9tsVfyAAod+QuFAg597cIHMbbyiKMTSVkXsSNY83e0iDFbBen8Lb09p0IbPcmpba8ZFGoJXceodPyTQRc7ozxL8OKW3O5Qv0LBFcSerRFfbA/SorVEbg3hZqAXC5+tj9McHc2Gl2v41gArWLH0dqaft/VQAAA9yH4WYs4lHE0yqcK8IXDU7MuOuHw==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Wei Liu <wl@xxxxxxx>, Anthony PERARD <anthony.perard@xxxxxxxxxx>, Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Samuel Thibault <samuel.thibault@xxxxxxxxxxxx>, Daniel De Graaf <dgdegra@xxxxxxxxxxxxx>, Quan Xu <quan.xu0@xxxxxxxxx>, Elena Ufimtseva <elena.ufimtseva@xxxxxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Nick Rosbrook <rosbrookn@xxxxxxxxx>, Juergen Gross <jgross@xxxxxxxx>, Christian Lindig <christian.lindig@xxxxxxxxxx>, David Scott <dave@xxxxxxxxxx>, Marek Marczykowski-Górecki <marmarek@xxxxxxxxxxxxxxxxxxxxxx>, Bertrand Marquis <bertrand.marquis@xxxxxxx>, Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Tamas K Lengyel <tamas@xxxxxxxxxxxxx>, Alexandru Isaila <aisaila@xxxxxxxxxxxxxxx>, Petre Pircalabu <ppircalabu@xxxxxxxxxxxxxxx>, Tim Deegan <tim@xxxxxxx>, Christopher Clark <christopher.w.clark@xxxxxxxxx>, Dario Faggioli <dfaggioli@xxxxxxxx>, Rahul Singh <rahul.singh@xxxxxxx>, "Daniel P. Smith" <dpsmith@xxxxxxxxxxxxxxxxxxxx>, xen-devel@xxxxxxxxxxxxxxxxxxxx
- Delivery-date: Wed, 08 Feb 2023 07:41:10 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 08.02.2023 05:51, Demi Marie Obenour wrote:
> --- a/xen/drivers/passthrough/pci.c
> +++ b/xen/drivers/passthrough/pci.c
> @@ -11,7 +11,7 @@
> * more details.
> *
> * You should have received a copy of the GNU General Public License along
> with
> - * this program; If not, see <http://www.gnu.org/licenses/>.
> + * this program; If not, see <https://www.gnu.org/licenses/>.
> */
>
> #include <xen/sched.h>
At the example of this file: While the above matches $subject, ...
> @@ -285,14 +285,14 @@ static void apply_quirks(struct pci_dev *pdev)
> * Device [8086:2fc0]
> * Erratum HSE43
> * CONFIG_TDP_NOMINAL CSR Implemented at Incorrect Offset
> - *
> https://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-v3-spec-update.html
> + *
> https://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-v3-spec-update.html
>
> */
> { PCI_VENDOR_ID_INTEL, 0x2fc0 },
> /*
> * Devices [8086:6f60,6fa0,6fc0]
> * Errata BDF2 / BDX2
> * PCI BARs in the Home Agent Will Return Non-Zero Values During
> Enumeration
> - *
> https://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-v4-spec-update.html
> + *
> https://www.intel.com/content/www/us/en/processors/xeon/xeon-e5-v4-spec-update.html
>
> */
> { PCI_VENDOR_ID_INTEL, 0x6f60 },
> { PCI_VENDOR_ID_INTEL, 0x6fa0 },
... this doesn't (and would rather belong in the earlier patch).
As to $subject: Wouldn't it be more logical to replace the license boiler
plates by SPDX headers instead? This was done to some degree on Arm
already, but I haven't gone check why it was done incompletely there.
Jan
|