[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH] xen: define PADDR_BITS for riscv


  • To: Alistair Francis <alistair.francis@xxxxxxxxxxxxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
  • From: Andrew Cooper <Andrew.Cooper3@xxxxxxxxxx>
  • Date: Wed, 28 Dec 2022 18:39:40 +0000
  • Accept-language: en-GB, en-US
  • Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
  • Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=m+CXL6G/EmOmFOxDU/95JtL7r4RCACbzAxBvN6hwFm8=; b=Fbvj1PsyRP699omInAnXRhXAF6kb1wQCf79aeowQIOYg3+5s6vByhmlPrYpFlXEvZ1LpFVeK7e4EA4Yq3dGmVntPj64e55hsxdCdK2FX4RMgxXVLzd0XUs6C+KMyNBQ2bTDpKF3SIWTiOLX8B3Xu+J/8d+LQnFgOBiZSGMVwrwlJf0iyIPoxOarSAXpmqJB+/4E+tAo2QxiBJGtSsrNPlZLL4O/5TUXtsS6ADWNNvXWuzsGVWgANDMjz47CDAdoKqN1e7VR/1QjLYE221qKMrCWG0PajN2sS4ClPtiAE99rvbKkG5Fk5tEMeipMmCxo0fp+5nUt+1JD5WO34BdEQNw==
  • Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=h0wlFs1EqnVVcMaUrqMkdtzSq76Gx24map1dB0Xj2KkXtl8aeR2Q550lb0Pj+iwqx8Kzdrd0Ij7+AMxWLToPooizljlBaV6t7IWvB5hBmxJ80n9zusWQNM7l6oF9B0JrXt2Icn+0W+b7XXl7urnxNoRBw1TbFv1TlEcYUZr5Zs4KtxCE9GnVZJR61bE1Sxd8C/Y1Cji1xoQjNq/Wa+utXnRo6Yr1EAoI/sbzMyWfzQLsgT+6/PlY8iNiPeJ0Z23FB+r9jGSEbPHQJ0dBAnLKNfQzGYev9TkWppeR6YUBnLEGArdVOKErI5i5IVlaS+KthJSLjL9TzOK23il/fD+3Pw==
  • Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
  • Cc: "bobbyeshleman@xxxxxxxxx" <bobbyeshleman@xxxxxxxxx>, "ayankuma@xxxxxxx" <ayankuma@xxxxxxx>, "alistair23@xxxxxxxxx" <alistair23@xxxxxxxxx>, Alistair Francis <alistair.francis@xxxxxxx>
  • Delivery-date: Wed, 28 Dec 2022 18:40:15 +0000
  • Ironport-data: A9a23:FMHqJK4ia+2iCbdFRTT3RAxRtLXGchMFZxGqfqrLsTDasY5as4F+v mAYUD3UaP7YYGb0LYp1a420/U1XsZXSx99mT1Nu/iBkHi5G8cbLO4+Ufxz6V8+wwm8vb2o8t plDNYOQRCwQZiWBzvt4GuG59RGQ7YnRGvynTraBYnoqLeNdYH9JoQp5nOIkiZJfj9G8Agec0 fv/uMSaM1K+s9JOGjt8B5mr9VU+4pwehBtC5gZkPKoR7AeE/5UoJMl3yZ+ZfiOQrrZ8RoZWd 86bpJml82XQ+QsaC9/Nut4XpWVTH9Y+lSDX4pZnc/DKbipq/0Te4Y5iXBYoUm9Fii3hojxE4 I4lWapc6+seFvakdOw1C3G0GszlVEFM0OevzXOX6aR/w6BaGpdFLjoH4EweZOUlFuhL7W5mx 6IXeDMyaz+43/O5+L+nRNVCm8MjI5y+VG8fkikIITDxK98DGMiGb4CUoNhS0XE3m9xEGuvYa 4wBcz1zYR/cYhpJfFAKFJY5m+TujX76G9FagAvN+exrvC6OnEooiOWF3Nn9I7RmQe18mEqCq 32A1GP+GhwAb/SUyCaf82LqjejK9c/+cNNIRODmqqc76LGV7jQUMQQ2BQbhneaaoWS8WM0cJ HQS5SV7+MDe82TuFLERRSaQqXqFpQIVWsAWHfcz7gqM0YLT+wufHW8ZVDVMLsMqv4k9QjlC/ k+EmZblCCJitJWRSGmB7fGEoDWqIy8XIGQeIygeQmMt6d7pqpA+lRLLQ9NqFoa6i9T0HXf7x DXihCEvjrMQkMsC/6y+8RbMhDfEjpHNTxUp7wTNBDmN4QZwZYrjbIutgXDS6fdbMI+YVB+Pp nECkMmFxP8CBteGkynlfQkWNLSg5vLAPDiCh1dqRsEl7270oyPlep1M6jZjIksvKtwDZTLif E7Uv0VW+YNXO3ypK6RwZupdFvgX8EQpLvy9Pti8UzaESsEZmNOvlM22WXOt4g==
  • Ironport-hdrordr: A9a23:92a5YKAF0enyjiflHelW55DYdb4zR+YMi2TDGXofdfU1SL3/qy nKpp4mPHDP+VIssR0b6LW90cq7L080l6QFg7X5VI3KNGKKhILCFuBfBOXZrwHIKmnd+uJF76 tmbsFFaOEZdDNB/KHHCXGDYrUd6ejCybuvg+jGyXdrUEVFV4FMhj0JcjqzIwlOXw9BCoM+FJ 2Aoux9hxTlV0g2Q62AdwA4t86qnaywqHsjW298OyIa
  • List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
  • Thread-index: AQHZGnwwBZOwIuQeZkyhq2axN9VynK6DooQA
  • Thread-topic: [PATCH] xen: define PADDR_BITS for riscv

On 28/12/2022 5:20 am, Alistair Francis wrote:
> From: Alistair Francis <alistair.francis@xxxxxxx>
>
> Define PADDR_BITS and PAGE_SHIFT for the RISC-V 64-bit architecture.
>
> Signed-off-by: Alistair Francis <alistair.francis@xxxxxxx>

Thanks.  I've committed this with a tweak to the subject (its not just
PADDR_BITS your adding), and a tweak to the include guards (SHIFT->BITS
to match the name of the file).

~Andrew

> ---
>  xen/arch/riscv/include/asm/page-bits.h | 7 +++++++
>  1 file changed, 7 insertions(+)
>  create mode 100644 xen/arch/riscv/include/asm/page-bits.h
>
> diff --git a/xen/arch/riscv/include/asm/page-bits.h 
> b/xen/arch/riscv/include/asm/page-bits.h
> new file mode 100644
> index 0000000000..d7bd7be098
> --- /dev/null
> +++ b/xen/arch/riscv/include/asm/page-bits.h
> @@ -0,0 +1,7 @@
> +#ifndef __RISCV_PAGE_SHIFT_H__
> +#define __RISCV_PAGE_SHIFT_H__
> +
> +#define PAGE_SHIFT              12 /* 4 KiB Pages */
> +#define PADDR_BITS              56 /* 44-bit PPN */
> +
> +#endif /* __RISCV_PAGE_SHIFT_H__ */


 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.