[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [XEN v3] Xen: Ensure "xenheap_bits - PAGE_SHIFT" can be used as a rhs operand of shift operator
- To: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Andrew Cooper <Andrew.Cooper3@xxxxxxxxxx>
- Date: Fri, 2 Dec 2022 12:56:06 +0000
- Accept-language: en-GB, en-US
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=BKQ+p8BGGv7q7i6z6xN50JA/qosByxuezwxF9nuRF6k=; b=aqTush+d1scFVmZ2uE8WCFYGtq7ZR+yCH1V/ejHefF9IE+GMaw5aExbLuhsoO8fdaqdXfmA6jXqBBM6nG2204JmRyxKg96/lR/OFcf812Rltt66E6jd/7R8BYLQ7wl4JMqHe2kQefh7igYS50cfdyO6MwrymxlD1wKo0R63/+Wi/4f3UqwsHJbXq/rDYS68RiR+39Nypdl+/BSYvdraHe6LuYh6pmrARg6GctMNaFb1AjuBc+L4fD/EEQqw+VPf+bUEKDcmXoZHgyLNflsjvX4sl/uE+BdDS9tOvIdeHtQewgYOghgwVOxvK9mC45WlrpHjH6Qe4/mnOfaQkG9CwEw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=YRMwtSvzGPtkCXMIek86pT5ymlH0nK8lEntmcCYIGRpa1o/I6x8DIauvLUUJCfvjOy6BL0Hd+n6h/qLXjRRZMXku8lqDk3QX2DYf40C35fUS5uSg4QRwqP7/QBL667GTPFmZWfcq8OR13W1vFMgYBxaaErmszYk6GchQLX2Fy8aYaS3w2Jj2FncLn122v/NyCLZV/Ubpl98NzKS4tKp6O2ynZvkBAlNrpNP//1vcn6mLWN/vsnEdnN2y0iJgi+VslAuK2yEfChZK9OXvYQSIUc1ozJaN9KdV2uAgeh7m/gNTBmJpS0qyl+3aFW5OLnOrswSO6eQ4rE0b3Ses1SXIdw==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=citrix.com;
- Cc: "sstabellini@xxxxxxxxxx" <sstabellini@xxxxxxxxxx>, "stefanos@xxxxxxxxxx" <stefanos@xxxxxxxxxx>, "julien@xxxxxxx" <julien@xxxxxxx>, George Dunlap <George.Dunlap@xxxxxxxxxx>, "jbeulich@xxxxxxxx" <jbeulich@xxxxxxxx>, "bobbyeshleman@xxxxxxxxx" <bobbyeshleman@xxxxxxxxx>, "alistair.francis@xxxxxxx" <alistair.francis@xxxxxxx>, "connojdavis@xxxxxxxxx" <connojdavis@xxxxxxxxx>, "wl@xxxxxxx" <wl@xxxxxxx>
- Delivery-date: Fri, 02 Dec 2022 12:56:23 +0000
- Ironport-data: A9a23:4eDtaq9OK2FO5ku63rgTDrUDzH6TJUtcMsCJ2f8bNWPcYEJGY0x3m DNNWzjTOP3cNzHyco8iYY3i9x9Xvp7Vm9Q2GQpv/H08E34SpcT7XtnIdU2Y0wF+jCHgZBk+s 5hBMImowOQcFCK0SsKFa+C5xZVE/fjUAOG6UKucYHsZqTZMEE8JkQhkl/MynrlmiN24BxLlk d7pqojUNUTNNwRcawr40Ire7kIx1BjOkGlA5AZnP6gR5AW2e0Q9V/rzG4ngdxMUfaEMdgKKb 76r5K20+Grf4yAsBruN+losWhRXKlJ6FVHmZkt+A8BOsDAbzsAB+v9T2M4nQVVWk120c+VZk 72hg3ASpTABZcUgkMxFO/VR/roX0aduoNcrKlDn2SCfItGvn9IBDJyCAWlvVbD09NqbDkloy 8RfLHcERCqDuM6px52DTMwwrPkaeZyD0IM34hmMzBn/JNN/GNXoZPyP4tVVmjAtmspJAPDSI dIDbiZiZwjBZBsJPUoLDJU5n6GjgXyXnz9w8QrJ4/ZopTWNilUvgdABM/KMEjCObexTklyVu STt+GPhDwtBHNee1SCE4jSngeqncSbTCNxISeDkrKUCbFu77UwRMR0Ub2qA/PCHkGK/YvJFK xNFw397xUQ13AnxJjXnZDWxsXeC+B0BXtNKVe0z7A2A0ILd5grfDW8BJhZRZdpjuMIoSDgC0 l6Sg8ivFTFpqKeSS3+W6vGTtzzaETMOMWYIaCsATA0Ey9ruuoc+ilTIVNkLOLWpg9P8Hzbr6 yCLqCk4l/MYistj/6em+VHKhRq8q56PSRQ6ji3VVG+46gJyZKa+epelr1Pc6J5oJoGTREiMp 3gAls2X6sgBCJiMkGqGR+BlNLit5u2ZOTzGx1B1Fp8q9i+F5HKoO4tX5VlWL0BvNMEGdTb3Y VT7tgZY5ZsVN3yvBYdoZ6qhBsJsyrLvfekJTdjRZ9tKJ5N2LQmO+Xg3YVbKhj681k8xjas4J JGXN962CmoXArhmyzzwQPoB1bgsxWY1wma7qY3H8ilLGIG2PBa9IYrp+nPUBgzlxMtoeDnoz us=
- Ironport-hdrordr: A9a23:Dp3kx6DJoxeoDdflHemi55DYdb4zR+YMi2TDtnocdfUxSKelfq +V88jzuSWbtN9yYhEdcKG7WZVoKEm0nfQZ3WB7B8bAYOCJghrMEKhSqafk3j38C2nf24dmpM NdmnFFeb/NMWQ=
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Thread-index: AQHZBkqx2u9PL/EPM06idthUV70i9q5ajkuA
- Thread-topic: [XEN v3] Xen: Ensure "xenheap_bits - PAGE_SHIFT" can be used as a rhs operand of shift operator
On 02/12/2022 12:35, Ayan Kumar Halder wrote:
> Currently this change will not have any impact on the existing architectures.
> The following table illustrates PADDR_BITS vs BITS_PER_LONG of different archs
>
> ------------------------------------------------
> | Arch | PADDR_BITS | BITS_PER_LONG |
> ------------------------------------------------
> | Arm_64 | 48 | 64 |
> | Arm_32 | 40 | 32 |
> | RISCV_64 | Don't know | 64 |
Just FYI, I think the answer here is 56 for RISC-V.
~Andrew
> | x86 | 52 | 64 |
> -------------------------------------------------
>
|
