[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[XEN v4 06/11] xen/Arm: vGICv3: Fix emulation of ICC_SGI1R on AArch32
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
- Date: Mon, 28 Nov 2022 15:56:44 +0000
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=ZWnmupfzzitApxD+hPh9hKT2gUvFQ71h9WJ/O2B/tL4=; b=VekTy9ztrqYP+G1ShiIfTccBTzqwT6APmor9AEaDWCL/w1YNp+FEaMqquD4vCcyPBhzIspyTVmYqGs0qoETsDkXbm/LAET+xnxe4EOna10k96a/atGVoqPm1whpn7Krn+c1FykZQ4jAQHnJYf2Juf6jfQbT4dJ2krimI2tGOB03KtJ25acBktXQED85Z6ABxumPYTZ1Ggadl8rf65b4KJtrrLUUT3rPG0IHjWhEiYtDfi3XlJXRRV0NYqePiFRsVU525OGb2jhSlBkPIMPiobA5PN2qzE2fEmY6jbRF0asiHne4b4bsw24H2D6m1NF5nhlc1TZFxiuDPFiwzPkvnrQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=J8esFL0K/xFVRY+msOleT44SMjlUxipeGE0vvCAOgEL+XElp4XiqXiX3pe7NktIJCOo04TaCP7ZtVCh+LWKQhWi2ff5fcT+wD+NXAP+IcOW5FjR8Uua/DhGgRULoGdZW4wi5QEZYQP+PKo5bqZKlQjm1ozN1qYQq41BcSzcOld9XdAaYCKyO7ynTxHySLADIDwTsUKztJMwiTlhkKzPz+rKGAcbQcftBwLZP4RILjSfPDegBUB9LqBlHOa+rIHqtViWgfxZxz3Sk25GDzNf4OIbw1XhGtuQGS6xCdRvVFFxZwDY4MauJHZnAw7awgKUlnt5cQyNXdHd14zCXHQTCyQ==
- Cc: <sstabellini@xxxxxxxxxx>, <stefanos@xxxxxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, <michal.orzel@xxxxxxx>, <jgrall@xxxxxxxxxx>, <burzalodowa@xxxxxxxxx>, "Ayan Kumar Halder" <ayan.kumar.halder@xxxxxxx>
- Delivery-date: Mon, 28 Nov 2022 15:57:45 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Refer Arm IHI 0069H ID020922, 12.5.23, ICC_SGI1R is a 64 bit register on
AArch32 systems. Thus, the function needs to change to reflect this.
The reason being 'register_t' is defined as 'u32' on AArch32.
Signed-off-by: Ayan Kumar Halder <ayan.kumar.halder@xxxxxxx>
Reviewed-by: Michal Orzel <michal.orzel@xxxxxxx>
Acked-by: Julien Grall <jgrall@xxxxxxxxxx>
---
Changes from :-
v1 - 1. Updated the commit message.
v2 - 1. No changes.
v3 - 1. No changes.
xen/arch/arm/vgic-v3.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/xen/arch/arm/vgic-v3.c b/xen/arch/arm/vgic-v3.c
index e0b636b95f..47575d4944 100644
--- a/xen/arch/arm/vgic-v3.c
+++ b/xen/arch/arm/vgic-v3.c
@@ -1483,7 +1483,7 @@ write_reserved:
return 1;
}
-static bool vgic_v3_to_sgi(struct vcpu *v, register_t sgir)
+static bool vgic_v3_to_sgi(struct vcpu *v, uint64_t sgir)
{
int virq;
int irqmode;
--
2.17.1
|
