Xen project Mailing List

[XEN v2 08/12] xen/Arm: GICv3: Define ICH_AP0R<n> and ICH_AP1R<n> for AArch32

From: Ayan Kumar Halder <ayankuma@xxxxxxx>

Date: Mon, 31 Oct 2022 15:13:22 +0000

Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none

Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=jlEwmM1DJQevh7CK2V8wbq196nWQmioDOKQj3/Ylp8c=; b=GvUKvXmlBmi+WHAf606cj3tYuiG3zi2NfTcaEH1ms98KBxABuNN4wuBfcVQBCbEKRV1Lv73mWoRARjdff0cOXuncYbEpEi353EwDWNP2LJKTWVO7JKe2ztLclf29tcTo6h9gTfCRiOx15i8As9/dS3z7pKdv3wlo7sE2bfzQWDw2kNccqKXPy4ojHST2Nbk0VPkWIuYIYMd2iENn7aEtAT9mW+n8wuPTJXybZcekWhKLyAB1WouY+6Ge9eA2Sd/3wQ9JjLVjZScb/5QGY31l2QaA/SKMjookbFwRMFaoIOs8styLZdM63MG5kU66H49niI7NL3TqaJFzUnWczr7ktg==

Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=a383IlnrjGROp5pgfaCK9jSVQJebHe9cCg7QlBvm/R0+gnLgwAT+nOvWikdgx7aqkcGIVdTSc/9XeD86BhiNcMUAnS0tI2RoOBFynxEkDG7bVgcV21mcLXXX6QDXUCPFSZq93bC1vHv/B5eVaKAQhhhm3JhE8T4Ce6KnBc82xz+EciPwFO5tJ9k4q19U0+NhDjFYMSDX15uVJTHy6v3sPU66L+r5tsmudj+9m6gXtTSEucupk1ew2D3lK7y4z4aVeBte8GdDbTvKjBMGTqSiV7i3JPzEb3btwUUCI3SPKBJ/7o89iikYXNt6VOppF/SnPCGuWbJwrpCYjXLSxbVY+w==

Cc: <sstabellini@xxxxxxxxxx>, <stefanos@xxxxxxxxxx>, <julien@xxxxxxx>, <Volodymyr_Babchuk@xxxxxxxx>, <bertrand.marquis@xxxxxxx>, <burzalodowa@xxxxxxxxx>, Ayan Kumar Halder <ayankuma@xxxxxxx>

Delivery-date: Mon, 31 Oct 2022 15:14:18 +0000

List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

Refer "Arm IHI 0069H ID020922", 12.7.1 - Interrupt Controller Hyp Active Priorities Group0 Registers 0-3 12.7.2 - Interrupt Controller Hyp Active Priorities Group1 Registers 0-3 Signed-off-by: Ayan Kumar Halder <ayankuma@xxxxxxx> --- Changes from :- v1 - 1. Moved coproc register definition to asm/cpregs.h. xen/arch/arm/include/asm/arm32/sysregs.h | 1 - xen/arch/arm/include/asm/cpregs.h | 11 +++++++++++ 2 files changed, 11 insertions(+), 1 deletion(-) diff --git a/xen/arch/arm/include/asm/arm32/sysregs.h b/xen/arch/arm/include/asm/arm32/sysregs.h index 8a9a014bef..1b2915a526 100644 --- a/xen/arch/arm/include/asm/arm32/sysregs.h +++ b/xen/arch/arm/include/asm/arm32/sysregs.h @@ -81,7 +81,6 @@ /* MVFR2 is not defined on ARMv7 */ #define MVFR2_MAYBE_UNDEFINED - #endif /* __ASSEMBLY__ */ #endif /* __ASM_ARM_ARM32_SYSREGS_H */ diff --git a/xen/arch/arm/include/asm/cpregs.h b/xen/arch/arm/include/asm/cpregs.h index 4421dd49ac..bfabee0bc3 100644 --- a/xen/arch/arm/include/asm/cpregs.h +++ b/xen/arch/arm/include/asm/cpregs.h @@ -404,6 +404,17 @@ #define ICH_LRC14_EL2 __LRC8_EL2(6) #define ICH_LRC15_EL2 __LRC8_EL2(7) +#define __AP0Rx_EL2(x) ___CP32(p15,4,c12,c8,x) +#define ICH_AP0R0_EL2 __AP0Rx_EL2(0) +#define ICH_AP0R1_EL2 __AP0Rx_EL2(1) +#define ICH_AP0R2_EL2 __AP0Rx_EL2(2) +#define ICH_AP0R3_EL2 __AP0Rx_EL2(3) + +#define __AP1Rx_EL2(x) ___CP32(p15,4,c12,c9,x) +#define ICH_AP1R0_EL2 __AP1Rx_EL2(0) +#define ICH_AP1R1_EL2 __AP1Rx_EL2(1) +#define ICH_AP1R2_EL2 __AP1Rx_EL2(2) +#define ICH_AP1R3_EL2 __AP1Rx_EL2(3) #endif #endif -- 2.17.1

©2013 Xen Project, A Linux Foundation Collaborative Project. All Rights Reserved.
Linux Foundation is a registered trademark of The Linux Foundation.
Xen Project is a trademark of The Linux Foundation.