[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] hw/xen: set pci Atomic Ops requests for passthrough device
- To: <xadimgnik@xxxxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: "Ji, Ruili" <ruili.ji@xxxxxxx>
- Date: Thu, 15 Sep 2022 10:35:41 +0800
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 165.204.84.17) smtp.rcpttodomain=gmail.com smtp.mailfrom=amd.com; dmarc=pass (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=pqyNMlb7/J0y1BadjEuQqbqAf+4dxOWDN7lqZDyDBck=; b=lfBpeLzq6xBsSYl6Vw50ok8Roa/3ZKaQspgMmrdbNFAeiXLKUv739SvUEbk/I1/kAOGt6c0EGmRFAvHbl651MvqbcG7nuZGw+Z6Hs2ZP/qavBHolH8kAK28x0N8NveQLswcprIiH9fJ22y9d6Ek6yon4ViuvuYlgCp9NwCGDqpZEfC/vTP02E4rJImM02dAtIur66LO8E62xis2dCK8f9v8NjHOuvp69lERYn0/fH325OeCfUtT5Hf70PR9UoyWCVSycLqo/C1oPifqk80Nm4Y02ZZNB5ZOWW06DZMfpG3aLERqn8lXxc8qwQz8fPXl6e24ARiUSn9aiV1UZpP0tJQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=TIHyF6hJUEnA596NSw1ntCkU/Gh7T27HDBU9BogeNWTgKazjfLzqZa+gM+U0h7tdOSfMOSVtoqIP3iwYAuwZ8veIdoUA4StXWSxFqJkhL5QhJWkZufIELa2PCDqpuO1OMgFCXAJGjo+9myTROJhhzB7KYgJuwib8sG/mUdpM5LrEmZFBsHSPsYhVTMSuzcn2lmEfzQ5KqTFRd9ZY5n6I8WBkipbDSMPlSUcHnxNsPjpYwcHqPMw1jWBz/MYD0cPfOEgVNSutii4+AN4w3AHD4jfMV5nakuE6qKUUkUa+AVwvCllfL5uLM+YNI6OUTd2pYkhPi0LvUqJ9nksmbVuzag==
- Cc: Ruili Ji <ruili.ji@xxxxxxx>, Paul Durrant <paul@xxxxxxx>, <Aaron.Liu@xxxxxxx>
- Delivery-date: Thu, 15 Sep 2022 02:36:30 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
From: Ruili Ji <ruili.ji@xxxxxxx>
Make guest os access pci device control 2 reg for passthrough device
as struct XenPTRegInfo described in the file hw/xen/xen_pt.h.
/* reg read only field mask (ON:RO/ROS, OFF:other) */
uint32_t ro_mask;
/* reg emulate field mask (ON:emu, OFF:passthrough) */
uint32_t emu_mask;
Resolves: https://gitlab.com/qemu-project/qemu/-/issues/1196
Reviewed-by: Paul Durrant <paul@xxxxxxx>
Signed-off-by: Aaron.Liu@xxxxxxx
Signed-off-by: ruili.ji@xxxxxxx
---
hw/xen/xen_pt_config_init.c | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/hw/xen/xen_pt_config_init.c b/hw/xen/xen_pt_config_init.c
index c5c4e943a8..adc565a00a 100644
--- a/hw/xen/xen_pt_config_init.c
+++ b/hw/xen/xen_pt_config_init.c
@@ -985,8 +985,8 @@ static XenPTRegInfo xen_pt_emu_reg_pcie[] = {
.offset = 0x28,
.size = 2,
.init_val = 0x0000,
- .ro_mask = 0xFFE0,
- .emu_mask = 0xFFFF,
+ .ro_mask = 0xFFA0,
+ .emu_mask = 0xFFBF,
.init = xen_pt_devctrl2_reg_init,
.u.w.read = xen_pt_word_reg_read,
.u.w.write = xen_pt_word_reg_write,
--
2.34.1
|
