[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [PATCH] xen/arm: skip first 32 bytes of zimage32
Hi, On 20/03/2022 07:47, Julien Grall wrote: On 20/03/2022 01:05, Stefano Stabellini wrote:From: Stefano Stabellini <stefano.stabellini@xxxxxxxxxx> The first 32 bytes of zImage32 are NOPs, not useful just there for compatibility. The reason is that some bootloaders skip the first 32 bytes when starting the kernel. See the comment in Linux arch/arm/boot/compressed/head.S.Please mention the Linux verson.Since the introduction of CONFIG_EFI in Linux arm32, those NOPs operations have changed implementation from: mov r0, r0 to: .inst MZ_MAGIC | (0x1310 << 16) @ tstne r0, #0x4d000I have duplicated the comment and the instructions below: @ This is a two-instruction NOP, which happens to bear the@ PE/COFF signature "MZ" in the first two bytes, so the kernel@ is accepted as an EFI binary. Booting via the UEFI stub @ will not execute those instructions, but the ARM/Linux @ boot protocol does, so we need some NOPs here..inst MZ_MAGIC | (0xe225 << 16) @ eor r5, r5, 0x4d000 eor r5, r5, 0x4d000 @ undo previous insnI read this as they are NOPs and this change should not break the ARM/Linux boot protocol (we are using it in Xen).BTW, the instruction decoding is different compare to me. Which version of Linux are you using?See arch/arm/boot/compressed/efi-header.S. The new implementation doesn't work on Xen (at least on all versions of QEMU I tried).As I wrote above, they are NOPs. So why is this breaking? I have tried to boot the latest Linux (commit 14702b3b2438) with CONFIG_EFI=y on QEMU (commit fa435db8ce1d). This booted for me. As I wrote earlier today, the instruction used as NOPs is slightly different. So I had a look at the git history and found the following commit: commit a92882a4d270 Author: Andre Przywara <andre.przywara@xxxxxxx> Date: Mon Nov 22 16:28:43 2021 +0100 ARM: 9159/1: decompressor: Avoid UNPREDICTABLE NOP encoding In the decompressor's head.S we need to start with an instruction that is some kind of NOP, but also mimics as the PE/COFF header, when the kernel is linked as an UEFI application. The clever solution here is "tstne r0, #0x4d000", which in the worst case just clobbers thecondition flags, and bears the magic "MZ" signature in the lowest 16 bits. However the encoding used (0x13105a4d) is actually not valid, since bits [15:12] are supposed to be 0 (written as "(0)" in the ARM ARM). Violating this is UNPREDICTABLE, and *can* trigger an UNDEFINED exception. Common Cortex cores seem to ignore those bits, but QEMUchooses to trap, so the code goes fishing because of a missing exception handler at this point. We are just saved by the fact that commonly (with -kernel or when running from U-Boot) the "Z" bit is set, so the instruction is never executed. See [0] for more details. To make things more robust and avoid UNPREDICTABLE behaviour in the kernel code, lets replace this with a "two-instruction NOP":The first instruction is an exclusive OR, the effect of which the second instruction reverts. This does not leave any trace, neither in a register nor in the condition flags. Also it's a perfectly valid encoding. Kudos to Peter Maydell for coming up with this gem.[0] https://lore.kernel.org/qemu-devel/YTPIdbUCmwagL5%2FD@xxxxxxxxxxxxxxxxxxxx/T/ Link: https://lore.kernel.org/linux-arm-kernel/20210908162617.104962-1-andre.przywara@xxxxxxx/T/ So this is a bug in the kernel that has nothing to do with Xen.Therefore, I am not in favor to workaround it in Xen. Where did you get your kernel from? If this from a distro, then please work with them to ingest the above patch. Cheers, -- Julien Grall
|
![]() |
Lists.xenproject.org is hosted with RackSpace, monitoring our |