[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH 2/3] x86/vmsi: add support for extended destination ID in address field
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Date: Fri, 4 Feb 2022 10:54:20 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=none; dmarc=none; dkim=none; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=nLrXdBKq1Kb7cup8F/PSzD52IEIcQ//gq1iU9TcYCVY=; b=PWyFE/suoqRGrfJSQZpy1nY9CCOU3nyG5UEAg9E3Ore4JDgqFmTbzqri9+nr/a/GR/Tpu/MRHOI1jF4D1WgFboAqx0no+jmCWLkQ2mV5YthSw0UXRalg+NrEopweQ843ZIpblGRGMLP2anR+RklVMRLA0oV41jSOn2Q9hDpW1TirGd7X4DCqvte6Dmtp/CFwLAhjpRMthdiQ309xP0eK3VQ/RZjy8O2NMsRFD24RHXSW/ztEc3C2x20ysIXsvV7x96WqKezRL1uqeDdKvdBeYRpqGELXXL2a1rezd/C+l8znCoJED4EY5k3LoXE+mfekrJBGqfjec9GGBUXT5bVEIw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=ZnG/azxWoZc+7I37nEwGxY8SkeBmdUFBkM4PM3w3OFwKSrMHC49mvVVMtJmhG0aAKawgxPD5y4AzFHuYcIQEBXHhnWyzlrnFVlbQYmI0H/m1sPhtcKEg/9IPR2REmPLJfRHH+dHx7wsq/NPJC/liAGbdsftt++cQQVdOpel33FW9/Bd/ifMGIvzcoXCJC0yK4BqL2ZyBanHRCAmTlkGis/q4rplHXdKHb5qrT+fCh4HI+Io8RbbOkMDbR72RBnS5Z20qocqpgqqPPyIj+IMP2gsLI8zp9uRZXP9Eyg3GBuc3265i3L1oyDfpyeno3hGSYXTUyxs/OGf3/RtZsQWtqA==
- Authentication-results: esa6.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, George Dunlap <george.dunlap@xxxxxxxxxx>, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Fri, 04 Feb 2022 09:54:42 +0000
- Ironport-data: A9a23:F9AON6swuCulVRlFNri0xvoxUOfnVNxZMUV32f8akzHdYApBsoF/q tZmKT2EPPiCa2X3Ltt2Pd6/9x4H65fTmtBrTFQ4ryo1FX4R+JbJXdiXEBz9bniYRiHhoOOLz Cm8hv3odp1coqr0/0/1WlTZQP0VOZigHtIQMsadUsxKbVIiGHdJZS5LwbZj2NYy2YThWWthh PupyyHhEA79s9JLGjp8B5Kr8HuDa9yr5Vv0FnRnDRx6lAe2e0s9VfrzFonoR5fMeaFGH/bSe gr25OrRElU1XfsaIojNfr7TKiXmS1NJVOSEoiI+t6OK2nCuqsGuu0qS2TV1hUp/0l20c95NJ Npl6LuAUwIYNYDwiOU5c0V2FSxQI/0dweqSSZS/mZT7I0zudnLtx7NlDV0sPJ1e8eFyaY1M3 aVGcnZXNEnF3r/ohuLgIgVvrp1LwM3DJoQQt2sm1TjEJf0nXYrCU+PB4towMDIY2JsSRa+AP ZRxhTxHbxPlelpIK3MuJZckxPuHtCPZMDMJpwfAzUYwyzeKl1EguFT3C/LOYcCDT8hRmkeep 0rF8n7/DxVcM8aQoRKd+2+orv/Cm2X8Qo16PK218LtmjUOewkQXCQYKTh2rrP+hkEm8VtlDb UsO9UIGr6I/6UiqRdnVRACjrTiPuRt0c8VUO/037keK0KW8ywSEAmkJSBZRZdpgs9U5LQHGz XfQwYmvX2Y29uTIFzTNrd94sA9eJwBICl8YYB4PYDcV4v3D/K81gzzRHo1aRfvdYsLOJRn8x DWDrS4bjroVjNIW26jTwW0rkw5AtbCSEFdru1y/snaNq1ogOdX7P9DABU3zsK4YRLt1WGVtq 5TtdyK2yOkVRa+AmyWWKAnmNOH4vq3VWNEwbLMGInXAy9hP0yP7FWyzyGsnTKuMDiriUWWyC KM0kVgJjKK/xFPwMcdKj3uZUqzGN5TIG9X/TezzZdFTeJV3fwLv1HgwORXAhD2zzRl3zvpX1 XKnnSCEVy1y5UNPl2Leegvg+eVzmnBWKZ37GfgXMChLIZLBPSXIGN/pwXOFb/wj7bPsnekm2 403Cid+8D0GCLeWSnCOqeY7dAlWRVBmVcGeg5EGLYarf1s5cFzN/teMmNvNjaQ+xP8L/goJl 1ngMnJlJK3X3iyacFjaNyw4NdsCn/9X9BoGAMDlBn7xs1ALaoez9qYPMZwxeLgs7ut4yvBoC fICfq297j5nE1wrIhwRMsvwqpJMbhOuiV7cNiapemFnLZVhWxbI6pnveQ62rHsCCS++tM0fp by811yEHcpfFlo6VMuGOuiyy16RvGQGnL4gVUX/PdQOKl7n95JnKnKtg6Zvcd0MMxjK2hCTy x2SXUUDveDIroJsqIvJiKmIop2HCex7GkYGTWDX4azvbXvR/3a5wJ8GW+GNJGiPWGTx8aSkR ONU0/Cjb6FXwAcU69JxSu85w7g/6t3jo65h4j5lRHibPU62Dr5AI2Wd2ZUdvKN62bIE6xC9X ViC+4cGNOzRat/lClMYOCEscv+HiaMPgjDX4Pk4fBf66Stw8ObVWEleJUDR2ilULb8zO4I52 +Yx/sUR7lXn2BYtN9+HiAFS9niNcSNcA/l26MlCDd+5kBcvx3FDfYfYW33/75y4YtlRNlUnf 22Pj63YirUAnkfPfhLfz5QWMTaxUXjWhC138Q==
- Ironport-hdrordr: A9a23:w5/+da1vxqyqEN54d7dElwqjBSpyeYIsimQD101hICG9Lfb2qy n+ppgmPEHP5Qr5OEtApTiBUJPwJk800aQFm7X5Wo3SITUO2VHYV72KiLGN/9SOIVydygcw79 YET0E6MqyNMbEYt7eK3ODbKadY/DDvysnB7o2/vhRQpENRGtldBm9Ce3im+yZNNW977PQCZf 6hDp0tnUveRZ1bVLXxOlA1G8z44/HbnpPvZhALQzYh9Qm1lDutrJr3CQKR0BsyWy5Ghe5Kyx mJryXJooGY992rwB7V0GHeq7xQhdva09NGQOiBkNIcJDnAghuhIK5hR7qBljYop/zH0idhrP D85zMbe+hj4XLYeW+45TPrxgnbyT4rr0TvzFeJ6EGT1/DRdXYfMY5slIhZehzW5w4Lp9dnyp 9G2Gqfqt5+EQ7AtD6V3amHazha0m6P5VYym+8aiHJSFaEEbqVKkIAZ9ERJVL8dASPB7pw9Gu UGNrCS2B9vSyLbU5nlhBgt/DT1NU5DXCtuA3Jy9vB96gIm3UyQlCAjtYkidnRpzuNLd3AL3Z WBDk1SrsA8ciYhV9MIOA4we7rGNoXze2O/DIuzGyWvKEhVAQOEl3bIiI9Fkd1CPqZ4i6cPpA ==
- Ironport-sdr: tzWl6HIjNOc/2DL6uHQ7oClEes8YA7mtrK+3mYdM0GfiE/foUd2K6V/XNCXLXzIPx0qrBO+SQj y7no/JejNzKkGWAO94+Ptc8riBnfRk7nAeBYJNYb8s9PN63n/MsCX1YcAzVXRM3PUwbPwlDvOk xuuI5JlFxGI3Ooqe5mW7OcHaC99seX3m5LVSvZFf+zp1R4evbWjxhvgBp+TtNr6Wdo/VXWWdeh G/9XRfnjdZUgTHezPxAh7Y6R+ekUns2BBN0FQbNkfx17IsXRusNeUD/h++AjP+VQMdi4HAI09O UpQHxLNaept0D+W7q4d7SccU
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On Fri, Feb 04, 2022 at 10:30:54AM +0100, Jan Beulich wrote:
> On 04.02.2022 10:23, Roger Pau Monné wrote:
> > On Mon, Jan 24, 2022 at 02:47:58PM +0100, Jan Beulich wrote:
> >> On 20.01.2022 16:23, Roger Pau Monne wrote:
> >>> --- a/xen/arch/x86/include/asm/msi.h
> >>> +++ b/xen/arch/x86/include/asm/msi.h
> >>> @@ -54,6 +54,7 @@
> >>> #define MSI_ADDR_DEST_ID_SHIFT 12
> >>> #define MSI_ADDR_DEST_ID_MASK 0x00ff000
> >>> #define MSI_ADDR_DEST_ID(dest) (((dest) <<
> >>> MSI_ADDR_DEST_ID_SHIFT) & MSI_ADDR_DEST_ID_MASK)
> >>> +#define MSI_ADDR_EXT_DEST_ID_MASK 0x0000fe0
> >>
> >> Especially the immediately preceding macro now becomes kind of stale.
> >
> > Hm, I'm not so sure about that. We could expand the macro to place the
> > high bits in dest at bits 11:4 of the resulting address. However that
> > macro (MSI_ADDR_DEST_ID) is only used by Xen to compose its own
> > messages, so until we add support for the hypervisor itself to use the
> > extended destination ID mode there's not much point in modifying the
> > macro IMO.
>
> Well, this is all unhelpful considering the different form of extended
> ID in Intel's doc. At least by way of a comment things need clarifying
> and potential pitfalls need pointing out imo.
Sure, will add some comments there.
> >>> --- a/xen/include/public/domctl.h
> >>> +++ b/xen/include/public/domctl.h
> >>> @@ -588,6 +588,7 @@ struct xen_domctl_bind_pt_irq {
> >>> #define XEN_DOMCTL_VMSI_X86_DELIV_MASK 0x007000
> >>> #define XEN_DOMCTL_VMSI_X86_TRIG_MASK 0x008000
> >>> #define XEN_DOMCTL_VMSI_X86_UNMASKED 0x010000
> >>> +#define XEN_DOMCTL_VMSI_X86_EXT_DEST_ID_MASK 0xfe0000
> >>
> >> I'm not convinced it is a good idea to limit the overall destination
> >> ID width to 15 bits here - at the interface level we could as well
> >> permit more bits right away; the implementation would reject too high
> >> a value, of course. Not only with this I further wonder whether the
> >> field shouldn't be unsplit while extending it. You won't get away
> >> without bumping XEN_DOMCTL_INTERFACE_VERSION anyway (unless it was
> >> bumped already for 4.17) since afaics the unused bits of this field
> >> previously weren't checked for being zero. We could easily have 8
> >> bits vector, 16 bits flags, and 32 bits destination ID in the struct.
> >> And there would then still be 8 unused bits (which from now on we
> >> ought to check for being zero).
> >
> > So I've made gflags a 64bit field, used the high 32bits for the
> > destination ID, and the low ones for flags. I've left gvec as a
> > separate field in the struct, as I don't want to require a
> > modification to QEMU, just a rebuild against the updated headers will
> > be enough.
>
> Hmm, wait - if qemu uses this without going through a suitable
> abstraction in at least libxc, then we cannot _ever_ change this
> interface: If a rebuild was required, old qemu binaries would
> stop working with newer Xen. If such a dependency indeed exists,
> we'll need a prominent warning comment in the public header.
Hm, it's bad. The xc_domain_update_msi_irq interface uses a gflags
parameter that's the gflags parameter of xen_domctl_bind_pt_irq. Which
is even worse because it's not using the mask definitions from
domctl.h, but rather a copy of them named XEN_PT_GFLAGS_* that are
hardcoded in xen_pt_msi.c in QEMU code.
So we can likely expand the layout of gflags, but moving fields is not
an option. I think my original proposal of adding a
XEN_DOMCTL_VMSI_X86_EXT_DEST_ID_MASK mask is the less bad option until
we add a new stable interface for device passthrough for QEMU.
Thanks, Roger.
|