[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] x86/APIC: drop 32-bit days remnants
- To: "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- From: Jan Beulich <jbeulich@xxxxxxxx>
- Date: Mon, 17 Jan 2022 11:33:10 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=suse.com; dmarc=pass action=none header.from=suse.com; dkim=pass header.d=suse.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1; bh=9p2FnDlGq3VBWQOmMwyci8eqZUNpfuOw5fbZAPjHtec=; b=BNrbCddovBo9lERnUDAnbLpvYKPNGCtQ8FY3ibKciAbCe9zALp/qRiA11oAhtVnAmks++X+TTGS5Tjjn49lmPtTz2jBtyHoUVNuJ3yTL0kmwEeyNSPW9wy8u21WsXCCIW4JSvydxTPQmkgRVo5qfjlozuFfPIEFgYvsbdd//DOWzATqYTI/Xgk41TJe8R71v+72lsAmee3nAutnyqHh47k5zae7zn9q8tHdqZp2xZXYpEhke4ccrw8kJMcmwWKwnYY8rkwn4CRgOJPGD/NeZogLj7RKsuAylQyeqktP+hEZqOKetc/IhBJe5puaCb8H/sysV4dWPMqhinUjL0m/7ew==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=CfObYwdVaSNb2BO9tDsRfmI5V//sQvqd34P1LD1ZQ+2XI2WAo8b+pT5Qw1N7YJsfm8EfqlHtPmKpf0xiZjpj+/7yKI8XqPofVL0yjJCful7zKLb9dy9IH6bnLjjVdWsD+Bj4Pcq/XAoE0RFVMvPYXWNXgSrdu0j9jNIF7EtvsycNb3kbOpkD3yFoKWRlyMLe24WPKlxe2Ib/YP8os0+XFPZ+xs8UZyjoURL34EWXCNpP2wmHVLJyaIiXJLMCkFJKI5j4d+2/HyIyA9OaHTxJe7ZcKhqP7bX7EdwWUHIxv1vn8+HIBydBcXtFKQ+fRcFkh8Asg2zONRRiUmIHZCBlPg==
- Authentication-results: dkim=none (message not signed) header.d=none;dmarc=none action=none header.from=suse.com;
- Cc: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
- Delivery-date: Mon, 17 Jan 2022 10:33:25 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
Mercury and Neptune were Pentium chipsets - no need to work around their
errata, even more so that the workaround looks fragile.
Also ditch a Pentium-related and stale part of a comment.
Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>
--- a/xen/arch/x86/apic.c
+++ b/xen/arch/x86/apic.c
@@ -1042,11 +1042,6 @@ static void __init wait_8254_wraparound(
do {
prev_count = curr_count;
curr_count = get_8254_timer_count();
-
- /* workaround for broken Mercury/Neptune */
- if (prev_count >= curr_count + 0x100)
- curr_count = get_8254_timer_count();
-
} while (prev_count >= curr_count);
}
@@ -1056,9 +1051,6 @@ static void __init wait_8254_wraparound(
* this function twice on the boot CPU, once with a bogus timeout
* value, second time for real. The other (noncalibrating) CPUs
* call this function only once, with the real, calibrated value.
- *
- * We do reads before writes even if unnecessary, to get around the
- * P5 APIC double write bug.
*/
#define APIC_DIVISOR 1
|
