[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v7 05/10] x86/vmx: Add Intel Processor Trace support
- To: Jan Beulich <jbeulich@xxxxxxxx>
- From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
- Date: Fri, 29 Jan 2021 22:08:06 +0000
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=citrix.com; dmarc=pass action=none header.from=citrix.com; dkim=pass header.d=citrix.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=bp6uXK5EQx2tinS2k5rBse7bcwefxSb7M+RGMrG/nBM=; b=oQxQItPBw6pFURBJVJJpHFB04r1YeRX7yBj3fbMwuiDYQiI2kpfzcMr+NkMb4A7TRaoWA5P5F74zVWh8H9CIXXLfNJ0drYb63Xr/6k8gcKU5/R8gydxJx39vF5+Qa6TltI28JnODsb4wOVb5l16Sx6mOit/eBI8ZZUT6DCx1o6f7hM0MKZUuYO2h6IacahJAthQvRtdOnAlCORKSp8nC6PAe6oEcR+E+twgoUZvx0wlhLTbQ/ITtxck8rknR8f/gZuDQO6naxOyWW+JHIoIHstgdiEWat639O0+nwzeMxiMRtv9HrYG5iJnW/6Fx0slcpBv/n/z5Rkz8LAErozSUyw==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=aR39gu8CLreG7DVODD5IT3T0MVDhJpHUGw5scXmRMsrHEEXphJm8fkee7kKWtrm1/rLfb5up/J59SaA86pYyAFjoBevt+5595QFdBoTeVldqyj1VkS+PiJjci5y6PLcioRBfANTSxnwmwzljHXXwx7Gjxz3f+K+wAS8bc04cm0slPpeeTjNWePDlwrk/zyatqynAdYdi+X2vpAsPzUc786DA7MbLkF6RHYjwH6rC3E6r8JtA4caaw9uLHuAu8EvQpVWevAZWz6Zk3VLewHI/KD+Jd74FpzNnssar0IhixZ15krRa4Fg31GMyR4/N85ECeOyQrIB7s3G6k+wb+vngIw==
- Authentication-results: esa4.hc3370-68.iphmx.com; dkim=pass (signature verified) header.i=@citrix.onmicrosoft.com
- Cc: Michał Leszczyński <michal.leszczynski@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>, Wei Liu <wl@xxxxxxx>, Jun Nakajima <jun.nakajima@xxxxxxxxx>, Kevin Tian <kevin.tian@xxxxxxxxx>, Tamas K Lengyel <tamas@xxxxxxxxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>
- Delivery-date: Fri, 29 Jan 2021 22:08:38 +0000
- Ironport-sdr: Ii3bJQ9wrl2Rs0VmkwV1E425Gv5UnM7RkF7J2sGhfETt3xABYiIgul+ovSBdVG+EDx8+x60D0H HW67qDZjsY/wJVfH2LT6pL/YHxAPoCHTTb1wWiXK778pEMJzKiyNGhCJQ3JKX3INGhWFvfeJcc JrWTZDsN9BZuCCSbUW4dU2WGmcv9efGIWVRjtaIQ6vGrJITyIThBYp/L3ctgYiDUUDaRnqlRhv f5aMx+3M0xOmKQt1HH+XicNNrJkkJSUG/xF4DNjacqt12M90nHSpXqLlKS9jh7HibBB2Ygfyuy unQ=
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
On 26/01/2021 13:35, Jan Beulich wrote:
> On 21.01.2021 22:27, Andrew Cooper wrote:
>> --- a/xen/include/asm-x86/msr.h
>> +++ b/xen/include/asm-x86/msr.h
>> @@ -306,6 +306,38 @@ struct vcpu_msrs
>> };
>> } misc_features_enables;
>>
>> + /*
>> + * 0x00000560 ... 57x - MSR_RTIT_*
>> + *
>> + * "Real Time Instruction Trace", now called Processor Trace.
>> + *
>> + * These MSRs are not exposed to guests. They are controlled by Xen
>> + * behind the scenes, when vmtrace is enabled for the domain.
>> + *
>> + * MSR_RTIT_OUTPUT_BASE not stored here. It is fixed per vcpu, and
>> + * derived from v->vmtrace.buf.
>> + */
>> + struct {
>> + /*
>> + * Placed in the MSR load/save lists. Only modified by hypercall in
>> + * the common case.
>> + */
>> + uint64_t ctl;
> IIUC this field will be used by subsequent patches only?
Correct.
~Andrew
|
