[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v5 0/2] Fix Guest random crash on Cortex-N1/A76/A75 cores
- To: <xen-devel@xxxxxxxxxxxxxxxxxxxx>, <sstabellini@xxxxxxxxxx>, <julien@xxxxxxx>
- From: Wei Chen <wei.chen@xxxxxxx>
- Date: Fri, 28 Aug 2020 02:34:02 +0000
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass (sender ip is 40.67.248.234) smtp.rcpttodomain=lists.xenproject.org smtp.mailfrom=arm.com; dmarc=bestguesspass action=none header.from=arm.com; dkim=none (message not signed); arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mO9efFaq5wEOo++Fy4tv1aJrTxnbNQSeSgs/TrRSuBU=; b=GELG2cr/RXxyDh250D1bMS/DILDo/whm7zv3CsHr7xnCvUJPfMMZzLbriUWH16jpegWcQgFqqLaVBJpCvn+GukVojxPRUZdkNhLcah+auRaHUxT+tDMZ7IJg2UN2Fkufj7eehXwe7VUDsPBKns9eTrrTYoBq+3dW+OUWYX20I1uKpUFoIiuCHI9MuCWB5/9aaYZoJwzjCIs38GbBzsH3t6UT+mhWoRiyukJhDlZ/C99JkiZC1VSqI9DS7oMb873rwL+gf+O8U3OxCG39mKMIlbkekJjFgBjlnZKXRzOlxePqCQ324xRmf2wnhR/pOnO06Y3Ur2A29Y3aGPYac81tBQ==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=C162ntESH0R0jU0V4F0skL1f3hZtb+uSmdTCl+E0ZQ80ITfxFn87X9UPyJnftV2wnbWX2q7toSNVIK6ASmdlDKZtygtMt0qe06J48Wsa6XMoqLjYoKrZ/C9mgcWIIA+TsYEPg0rB7ITUJVDN7qXCdVh2DEEqkTqDEeFzRYl4wySe1zoGAB4AM8rjeZX1FD1Dzy+/g9I5FjfcdRwvi2yYwgN7t3IpZWt78VWNXpXbjK7/T7UnqBAjINWryy8jsdrVwa/G5K8gNTQPyy1+MitQ0lCkxuU+GVO9FgsaGV08V8C3UsGVwxshrr/CVu44LKQHlvCIkPK5CzHhKBVeREBkXg==
- Cc: <Andre.Przywara@xxxxxxx>, <Bertrand.Marquis@xxxxxxx>, <Penny.Zheng@xxxxxxx>, <Kaly.Xin@xxxxxxx>, <nd@xxxxxxx>
- Delivery-date: Fri, 28 Aug 2020 02:34:38 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
On latest Arm Cortex-N1/A76/A75 cores, Xen guests will encouter random
crash when they have wordloads. It's because Xen will ignore FP/SIMD
registers in vCPU context switch (see patch#1 for more details).
This patch set fix guest random crash on these new cores, and throw
messages when Xen detects known FP/SIMD features.
---
v4 --> v5:
1. Fix typos.
v3 --> v4:
1. Use open-code instead of new cpu_has_unknown_{fp,simd} macros.
v2 --> v3:
1. Improve the warning messages to give clear meanings
2. Fix typos
v1 --> v2:
1. Use "< 8" instead of "<= 1" to detect FP/SIMD features.
2. Give messages for unknown FP/SIMD features.
3. Fix typos.
v1:
https://lists.xenproject.org/archives/html/xen-devel/2020-08/msg00857.html
Wei Chen (2):
xen/arm: Missing N1/A76/A75 FP registers in vCPU context switch
xen/arm: Throw messages for unknown FP/SIMD implement ID
xen/arch/arm/setup.c | 12 ++++++++++++
xen/include/asm-arm/cpufeature.h | 4 ++--
2 files changed, 14 insertions(+), 2 deletions(-)
--
2.17.1
|
