[Top] [All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 for-4.14] x86/msr: Disallow access to Processor Trace MSRs

To: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
From: Jan Beulich <jbeulich@xxxxxxxx>
Date: Fri, 26 Jun 2020 15:08:03 +0200
Cc: Michał Leszczyński <michal.leszczynski@xxxxxxx>, Xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxxx>, Paul Durrant <paul@xxxxxxx>, Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
Delivery-date: Fri, 26 Jun 2020 13:08:07 +0000
List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 26.06.2020 13:29, Andrew Cooper wrote:
> We do not expose the feature to guests, so should disallow access to the
> respective MSRs.  For simplicity, drop the entire block of MSRs, not just the
> subset which have been specified thus far.
> 
> Signed-off-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>

Reviewed-by: Jan Beulich <jbeulich@xxxxxxxx>

References:
- [PATCH v2 for-4.14] x86/msr: Disallow access to Processor Trace MSRs
  - From: Andrew Cooper

Prev by Date: Re: [PATCH for-4.14] x86/livepatch: Make livepatching compatible with CET Shadow Stacks
Next by Date: Re: [PATCH for-4.14 v3] x86/tlb: fix assisted flush usage
Previous by thread: Re: [PATCH v2 for-4.14] x86/msr: Disallow access to Processor Trace MSRs
Next by thread: [PATCH v2 for-4.14] x86/livepatch: Make livepatching compatible with CET Shadow Stacks
Index(es):
- Date
- Thread

Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.