[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH] xen/arm: Add arm Neoverse N1 processor
- To: xen-devel@xxxxxxxxxxxxxxxxxxxx
- From: Bertrand Marquis <bertrand.marquis@xxxxxxx>
- Date: Thu, 11 Jun 2020 12:54:51 +0100
- Arc-authentication-results: i=1; mx.microsoft.com 1; spf=pass smtp.mailfrom=arm.com; dmarc=pass action=none header.from=arm.com; dkim=pass header.d=arm.com; arc=none
- Arc-message-signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; s=arcselector9901; h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck; bh=mN0ESUHA9bGBuQJ/n5WIUk8FCzXe8w4C0qhno0Uz0bs=; b=QGiLlwP8gtli+RcFB3sAfaZWyUqJu/f25LlfK998CTEz7iJj6EWu3t3edn+1cqENRa83g7HlcojPCrS92+moLPE2J9YYQwi2tWqoU+g3MqzaprLjoaakksoigaZFsl5tlGwAm/WiaUtS4QcNqSjW4McIYRxF5ANYN/YKuiA7CQx0xUVbJCmCGZzI63AfXmK3dMEi9HDAgtGvEaS4AbisyyWGJ2B6WOFi/zLlwECr25CdtksMpKpTHokKErqi+UCt2LxXsaDWCJsMJSdvDQ09YGsrZfVRAcRSD7OCjL+BDWXZQZwy8MeCWUaYCdaqW89D55pzTDllxz0VPw0KCEWrsg==
- Arc-seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none; b=N6oAAnQWbPAq0XVtE9SEnTPo5iLIIHDw9ehFawy0eEn/CKYs2rLq8zfaKz68QsekAJlTo3TotpyieS1HYI2aEVpFFgCmWVsQxhGKV4HjbXUwaCHnWxn9CMnft6p5BfRp6qv6ddly53VT4AcqQwzMsOp8i1/dZlufISd1WsrUmGCOfySuGX+sMYZFtB9aDw6jUDXssLH7pvCz30Ozw3fBZaxSjB/h5iTwdWu+q/8KlO1yO0vLXFg1y9g0nB8omX/VBPZnpI/UGCvDc4Dy0sGY8nESSpMpV22+A0FjI27RoJjwBwtwUyNiaDMRyN8yvzvk5n15tvLwr+KAio8srhvXug==
- Authentication-results-original: lists.xenproject.org; dkim=none (message not signed) header.d=none; lists.xenproject.org; dmarc=none action=none header.from=arm.com;
- Cc: Volodymyr Babchuk <Volodymyr_Babchuk@xxxxxxxx>, nd@xxxxxxx, Julien Grall <julien@xxxxxxx>, Stefano Stabellini <sstabellini@xxxxxxxxxx>
- Delivery-date: Thu, 11 Jun 2020 11:55:18 +0000
- List-id: Xen developer discussion <xen-devel.lists.xenproject.org>
- Nodisclaimer: true
- Original-authentication-results: lists.xenproject.org; dkim=none (message not signed) header.d=none;lists.xenproject.org; dmarc=none action=none header.from=arm.com;
Add MIDR and CPU part numbers for Arm Neoverse N1 processor
Signed-off-by: Bertrand Marquis <bertrand.marquis@xxxxxxx>
---
xen/include/asm-arm/processor.h | 2 ++
1 file changed, 2 insertions(+)
diff --git a/xen/include/asm-arm/processor.h b/xen/include/asm-arm/processor.h
index aa642e3ab2..3ca67f8157 100644
--- a/xen/include/asm-arm/processor.h
+++ b/xen/include/asm-arm/processor.h
@@ -58,6 +58,7 @@
#define ARM_CPU_PART_CORTEX_A73 0xD09
#define ARM_CPU_PART_CORTEX_A75 0xD0A
#define ARM_CPU_PART_CORTEX_A76 0xD0B
+#define ARM_CPU_PART_NEOVERSE_N1 0xD0C
#define MIDR_CORTEX_A12 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A12)
#define MIDR_CORTEX_A17 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A17)
@@ -68,6 +69,7 @@
#define MIDR_CORTEX_A73 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A73)
#define MIDR_CORTEX_A75 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A75)
#define MIDR_CORTEX_A76 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_CORTEX_A76)
+#define MIDR_NEOVERSE_N1 MIDR_CPU_MODEL(ARM_CPU_IMP_ARM,
ARM_CPU_PART_NEOVERSE_N1)
/* MPIDR Multiprocessor Affinity Register */
#define _MPIDR_UP (30)
--
2.17.1
|
