[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [PATCH v2 1/2] x86emul: vendor specific SYSCALL behavior

To: Jan Beulich <jbeulich@xxxxxxxx>, "xen-devel@xxxxxxxxxxxxxxxxxxxx" <xen-devel@xxxxxxxxxxxxxxxxxxxx>
From: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>
Date: Tue, 31 Mar 2020 17:02:37 +0100
Authentication-results: esa2.hc3370-68.iphmx.com; dkim=none (message not signed) header.i=none; spf=None smtp.pra=andrew.cooper3@xxxxxxxxxx; spf=Pass smtp.mailfrom=Andrew.Cooper3@xxxxxxxxxx; spf=None smtp.helo=postmaster@xxxxxxxxxxxxxxx
Cc: Wei Liu <wl@xxxxxxx>, Roger Pau Monné <roger.pau@xxxxxxxxxx>
Delivery-date: Tue, 31 Mar 2020 16:02:44 +0000
Ironport-sdr: 9pKbB/vQMBsHU0WLHFQWC2dyeydZT789u9s/+Xpl6q3hcbAdUuH1XI0osuM37iFV+GxKgyKokp cTB4HEPCXFplR1Qmr1Daj9pxA1ON613yb32oWW+LdAvB9cMCaF8Y4vRtGvmNhGUE6862EiTTdf 61MYFdfGDJII8b0QvzootMv+DYyOSQTyt/nalEPPpZAJmyPr+ADRdLoVkitTXI7LKFdo3Zca63 Y5OSfdJWbu6GLstE96BWcL1XpO9WQFgxaJ4lMTTj6K/fNrXZQygPAtrfyCnr3VR/I85pucEt1y Uyk=
List-id: Xen developer discussion <xen-devel.lists.xenproject.org>

On 31/03/2020 16:58, Jan Beulich wrote:
> AMD CPUs permit the insn everywhere (even outside of protected mode),
> while Intel ones restrict it to 64-bit mode. While at it also comment
> about the apparently missing CPUID bit check.
>
> Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx>

Reviewed-by: Andrew Cooper <andrew.cooper3@xxxxxxxxxx>

References:
- [PATCH v2 0/2] x86emul: (mainly) vendor specific behavior adjustments
  - From: Jan Beulich
- [PATCH v2 1/2] x86emul: vendor specific SYSCALL behavior
  - From: Jan Beulich

Prev by Date: Re: [PATCH 11/11] x86/ucode/amd: Rework parsing logic in cpu_request_microcode()
Next by Date: Re: [PATCH v2 2/2] x86emul: support SYSRET
Previous by thread: [PATCH v2 1/2] x86emul: vendor specific SYSCALL behavior
Next by thread: [PATCH v2 2/2] x86emul: support SYSRET
Index(es):
- Date
- Thread

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.