|
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [PATCH v2 26/35] xen/arm32: head: Rework and document zero_bss()
On Mon, 22 Jul 2019, Julien Grall wrote:
> On secondary CPUs, zero_bss() will be a NOP because BSS only need to be
> zeroed once at boot. So the call in the secondary CPUs path can be
> removed.
>
> Lastly, document the behavior and the main registers usage within the
> function.
>
> Signed-off-by: Julien Grall <julien.grall@xxxxxxx>
Reviewed-by: Stefano Stabellini <sstabellini@xxxxxxxxxx>
> Changes in v2:
> - Patch added
> ---
> xen/arch/arm/arm32/head.S | 14 ++++++++------
> 1 file changed, 8 insertions(+), 6 deletions(-)
>
> diff --git a/xen/arch/arm/arm32/head.S b/xen/arch/arm/arm32/head.S
> index 0959c4f044..119d2a0df8 100644
> --- a/xen/arch/arm/arm32/head.S
> +++ b/xen/arch/arm/arm32/head.S
> @@ -192,7 +192,6 @@ GLOBAL(init_secondary)
> PRINT(" booting -\r\n")
> #endif
> bl check_cpu_mode
> - bl zero_bss
> bl cpu_init
> bl create_page_tables
> bl enable_mmu
> @@ -237,11 +236,15 @@ check_cpu_mode:
> b fail
> ENDPROC(check_cpu_mode)
>
> +/*
> + * Zero BSS
> + *
> + * Inputs:
> + * r10: Physical offset
> + *
> + * Clobbers r0 - r3
> + */
> zero_bss:
> - /* Zero BSS On the boot CPU to avoid nasty surprises */
> - teq r12, #0
> - bne skip_bss
> -
> PRINT("- Zero BSS -\r\n")
> ldr r0, =__bss_start /* Load start & end of bss */
> ldr r1, =__bss_end
> @@ -253,7 +256,6 @@ zero_bss:
> cmp r0, r1
> blo 1b
>
> -skip_bss:
> mov pc, lr
> ENDPROC(zero_bss)
>
> --
> 2.11.0
>
_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/mailman/listinfo/xen-devel
|
![]() |
Lists.xenproject.org is hosted with RackSpace, monitoring our |