[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-devel] [PATCH v2] x86emul: correct EVEX decoding
While these are latent issues only for now, correct them right away: - unnamed (in the SDM) EVEX bits need to be set/clear respectively - EVEX.V' (called RX in our code) needs to uniformly be 1 in non-64-bit modes, - EXEX.R' (called R in our code) is uniformly being ignored in non-64-bit modes. Signed-off-by: Jan Beulich <jbeulich@xxxxxxxx> --- v2: Add missing checks also affecting 64-bit mode. --- a/xen/arch/x86/x86_emulate/x86_emulate.c +++ b/xen/arch/x86/x86_emulate/x86_emulate.c @@ -495,13 +495,13 @@ union evex { uint8_t raw[3]; struct { uint8_t opcx:2; - uint8_t :2; + uint8_t mbz:2; uint8_t R:1; uint8_t b:1; uint8_t x:1; uint8_t r:1; uint8_t pfx:2; - uint8_t evex:1; + uint8_t mbs:1; uint8_t reg:4; uint8_t w:1; uint8_t opmsk:3; @@ -2544,6 +2544,14 @@ x86_decode( evex.raw[1] = vex.raw[1]; evex.raw[2] = insn_fetch_type(uint8_t); + generate_exception_if(evex.mbs || !evex.mbz, EXC_UD); + + if ( !mode_64bit() ) + { + generate_exception_if(!evex.RX, EXC_UD); + evex.R = 1; + } + vex.opcx = evex.opcx; break; case 0xc4: _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx https://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |