[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [PATCH v2] x86/vpmu_intel: Fix hypervisor crash by masking PC bit in MSR_P6_EVNTSEL
>>> On 26.04.17 at 20:50, <mohit.gambhir@xxxxxxxxxx> wrote: > On 04/26/2017 02:19 PM, Andrew Cooper wrote: >> On 26/04/17 19:11, Mohit Gambhir wrote: >>> Setting Pin Control (PC) bit (19) in MSR_P6_EVNTSEL results in a General >>> Protection Fault and thus results in a hypervisor crash. This patch fixes >>> the >>> crash by masking PC bit and returning an error in case any guest tries to >>> write >>> to it. >>> >>> Signed-off-by: Mohit Gambhir <mohit.gambhir@xxxxxxxxxx> >> Out of interest, which hardware has this been observed on? > > I have tested this on two Intel Broadwell machines. Since by now all we have are indications that this is an erratum, this information belongs into the commit message. As it is written now, it means the bit can't be set on any hardware. If there are reasons beyond this erratum to uniformly disallow the bit to be set by guests, these should be named here too. After all the way you do the change, you now refuse values with the bit set everywhere. Jan _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx https://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |