[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xen-devel] [PATCH v2 2/2] xen/arm: drivers: scif: Drop clock source configuration



Besides the 14MHz external clock, the SCIF might be clocked by an
internal 66MHz clock. If this is the case, the current clock source
selection breaks this configuration. Completely drop this and rely
on the settings done by the firmware.

Signed-off-by: Dirk Behme <dirk.behme@xxxxxxxxxxxx>
---
 xen/drivers/char/scif-uart.c | 3 ---
 1 file changed, 3 deletions(-)

diff --git a/xen/drivers/char/scif-uart.c b/xen/drivers/char/scif-uart.c
index bc157fe..8289b26 100644
--- a/xen/drivers/char/scif-uart.c
+++ b/xen/drivers/char/scif-uart.c
@@ -107,9 +107,6 @@ static void __init scif_uart_init_preirq(struct serial_port 
*port)
     scif_readw(uart, SCIF_SCLSR);
     scif_writew(uart, SCIF_SCLSR, 0);
 
-    /* Select Baud rate generator output as a clock source */
-    scif_writew(uart, SCIF_SCSCR, SCSCR_CKE10);
-
     /* Setup protocol format and Baud rate, select Asynchronous mode */
     val = 0;
     ASSERT( uart->data_bits >= 7 && uart->data_bits <= 8 );
-- 
2.8.0


_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxx
http://lists.xen.org/xen-devel

 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.