[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-devel] [PATCH V15 4/9] xen/arm: Instruction prefetch abort (X) mem_access event handling
Add missing structure definition for iabt and update the trap handling mechanism to only inject the exception if the mem_access checker decides to do so. Signed-off-by: Tamas K Lengyel <tklengyel@xxxxxxxxxxxxx> --- v15: - Use flush_tlb_local Only get gpa if trap was triggered by permission fault v14: - Query HPFAR_EL2 when valid in iabt handler - Flush TLB before doing GVA->IPA translation in iabt handler v10: - Minor comment fix for describing s1ptw. v8: - Revert to arch specific p2m_mem_access_check. - Retire iabt_fsc enum and use FSC_FLT instead. - Complete the struct definition of hsr_iabt. v7: - Use the new common mem_access_check. v6: - Make npfec a const. v4: - Don't mark instruction fetch violation as read violation. - Use new struct npfec to pass violation info. v2: - Add definition for instruction abort instruction fetch status codes (enum iabt_ifsc) and only call p2m_mem_access_check for traps triggered for permission violations. --- xen/arch/arm/traps.c | 45 +++++++++++++++++++++++++++++++++++++++-- xen/include/asm-arm/processor.h | 11 ++++++++++ 2 files changed, 54 insertions(+), 2 deletions(-) diff --git a/xen/arch/arm/traps.c b/xen/arch/arm/traps.c index 225514b..d9f9a6f 100644 --- a/xen/arch/arm/traps.c +++ b/xen/arch/arm/traps.c @@ -40,6 +40,7 @@ #include <asm/psci.h> #include <asm/mmio.h> #include <asm/cpufeature.h> +#include <asm/flushtlb.h> #include "decode.h" #include "vtimer.h" @@ -1999,8 +2000,48 @@ done: static void do_trap_instr_abort_guest(struct cpu_user_regs *regs, union hsr hsr) { - register_t addr = READ_SYSREG(FAR_EL2); - inject_iabt_exception(regs, addr, hsr.len); + int rc; + register_t gva = READ_SYSREG(FAR_EL2); + + switch ( hsr.iabt.ifsc & 0x3f ) + { + case FSC_FLT_PERM ... FSC_FLT_PERM + 3: + { + paddr_t gpa; + const struct npfec npfec = { + .insn_fetch = 1, + .gla_valid = 1, + .kind = hsr.iabt.s1ptw ? npfec_kind_in_gpt : npfec_kind_with_gla + }; + + if ( hsr.iabt.s1ptw ) + gpa = READ_SYSREG(HPFAR_EL2); + else + { + /* + * Flush the TLB to make sure the DTLB is clear before + * doing GVA->IPA translation. If we got here because of + * an entry only present in the ITLB, this translation may + * still be inaccurate. + */ + flush_tlb_local(); + + rc = gva_to_ipa(gva, &gpa, GV2M_READ); + if ( rc == -EFAULT ) + goto bad_insn_abort; + } + + rc = p2m_mem_access_check(gpa, gva, npfec); + + /* Trap was triggered by mem_access, work here is done */ + if ( !rc ) + return; + } + break; + } + +bad_insn_abort: + inject_iabt_exception(regs, gva, hsr.len); } static void do_trap_data_abort_guest(struct cpu_user_regs *regs, diff --git a/xen/include/asm-arm/processor.h b/xen/include/asm-arm/processor.h index 905c479..7e6eb66 100644 --- a/xen/include/asm-arm/processor.h +++ b/xen/include/asm-arm/processor.h @@ -438,6 +438,17 @@ union hsr { } sysreg; /* HSR_EC_SYSREG */ #endif + struct hsr_iabt { + unsigned long ifsc:6; /* Instruction fault status code */ + unsigned long res0:1; + unsigned long s1ptw:1; /* Stage 2 fault during stage 1 translation */ + unsigned long res1:1; + unsigned long eat:1; /* External abort type */ + unsigned long res2:15; + unsigned long len:1; /* Instruction length */ + unsigned long ec:6; /* Exception Class */ + } iabt; /* HSR_EC_INSTR_ABORT_* */ + struct hsr_dabt { unsigned long dfsc:6; /* Data Fault Status Code */ unsigned long write:1; /* Write / not Read */ -- 2.1.4 _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx http://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |