[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-devel] [PATCH 2/3] x86/Intel: Add missing Merom, Westmere, and Nehelem models.
Mainly 22 (Merom-L); 30 (Nehelem); and 37, 44 (Westmere). A comprehensive list is available at: http://software.intel.com/en-us/articles/intel-architecture-and-processor-identification-with-cpuid-model-and-family-numbers [v1: Rebased] [v2: Per Jun Nakajima comments fixed the description]. Signed-off-by: Konrad Rzeszutek Wilk <konrad.wilk@xxxxxxxxxx> --- xen/arch/x86/hvm/vmx/vpmu_core2.c | 15 +++++++++++++-- 1 file changed, 13 insertions(+), 2 deletions(-) diff --git a/xen/arch/x86/hvm/vmx/vpmu_core2.c b/xen/arch/x86/hvm/vmx/vpmu_core2.c index 4d33231..eb595cd 100644 --- a/xen/arch/x86/hvm/vmx/vpmu_core2.c +++ b/xen/arch/x86/hvm/vmx/vpmu_core2.c @@ -738,14 +738,25 @@ int vmx_vpmu_initialise(struct vcpu *v, unsigned int vpmu_flags) { switch ( cpu_model ) { + /* Core2: */ case 15: /* original 65 nm celeron/pentium/core2/xeon, "Merom"/"Conroe" */ + case 22: /* single-core 65 nm celeron/core2solo "Merom-L"/"Conroe-L" */ case 23: /* 45 nm celeron/core2/xeon "Penryn"/"Wolfdale" */ - case 26: /* 45 nm nehalem, "Bloomfield" */ case 29: /* six-core 45 nm xeon "Dunnington" */ + case 42: /* SandyBridge */ case 45: /* SandyBridge, "Romley-EP" */ + + /* Nehalem: */ + case 26: /* 45 nm nehalem, "Bloomfield" */ + case 30: /* 45 nm nehalem, "Lynnfield", "Clarksfield", "Jasper Forest" */ case 46: /* 45 nm nehalem-ex, "Beckton" */ - case 47: /* 32 nm Xeon E7 */ + + /* Westmere: */ + case 37: /* 32 nm nehalem, "Clarkdale", "Arrandale" */ + case 44: /* 32 nm nehalem, "Gulftown", "Westmere-EP" */ + case 47: /* 32 nm Westmere-EX */ + case 58: /* IvyBridge */ case 62: /* IvyBridge EP */ ret = core2_vpmu_initialise(v, vpmu_flags); -- 1.8.0.2 _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxx http://lists.xen.org/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |