[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xen-devel] [PATCH 4/5] svm: implement CR access part of DecodeAssist

To: Keir Fraser <keir.fraser@xxxxxxxxxxxxx>
From: Andre Przywara <andre.przywara@xxxxxxx>
Date: Fri, 15 Apr 2011 14:23:25 +0200
Cc: xen-devel <xen-devel@xxxxxxxxxxxxxxxxxxx>
Delivery-date: Fri, 15 Apr 2011 05:26:21 -0700
List-id: Xen developer discussion <xen-devel.lists.xensource.com>

Newer SVM implementations (Bulldozer) now give the used general
purpose register on a MOV-CR intercept explictly. This avoids
fetching and decoding the instruction from guest's memory and speeds
up some Windows guest, which exercise CR8 quite often.

Signed-off-by: Andre Przywara <andre.przywara@xxxxxxx>

Attachment: da_4.patch
Description: da_4.patch

_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel

References:
- [Xen-devel] [PATCH 0/5] svm: implement new DecodeAssist feature
  - From: Andre Przywara

Prev by Date: [Xen-devel] [PATCH 2/5] svm: add bit definitions for SVM DecodeAssist
Next by Date: [Xen-devel] [PATCH 3/5] svm: implement instruction fetch part of DecodeAssist
Previous by thread: [Xen-devel] [PATCH 2/5] svm: add bit definitions for SVM DecodeAssist
Next by thread: [Xen-devel] [PATCH 3/5] svm: implement instruction fetch part of DecodeAssist
Index(es):
- Date
- Thread

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.